

# 1Gb LPDDR2 Specification

## **Specifications**

- Density: 1G bits
- Organization
  - o 8 banks x 4M x 32 bits
- Power supply
  - V<sub>DD1</sub>=1.7 to 1.95V
  - $\circ$  V<sub>DD2</sub>, V<sub>DDQ</sub>=1.14 to 1.3V
- Clock frequency(MHz)
  - o 466/400/333/266/200/166MHz
- 2KB page size
  - Row address: AX0 to AX12
  - Column address: AYO to AY8
- 8 internal banks for concurrent operation
- Interface: HSUL\_12
- Burst lengths (BL): 4, 8, 16
- Burst type (BT)
  - Sequential (4, 8, 16)
  - o Interleave (4, 8)
- Read latency (RL): 3, 4, 5, 6, 7, 8
- Write latency (WL): 1, 2, 3, 4
- Precharge: auto precharge option for each burst access
- Programmable driver strength
- Refresh: auto-refresh, self-refresh
- Average refresh period:
  - o 7.8uS @ <85°C
  - o 1.95uS @ <105°C
- Operating Temperature range
  - $\circ$  Toper = -25°C to +85°C
  - $T_{OPER} = -40^{\circ}C \text{ to } +105^{\circ}C \text{ (extended range)}$

#### **Features**

- DLL is not implemented
- Low power consumption
- JEDEC LPDDR2-S4B compliance
- Partial Array Self-Refresh (PASR)
- Auto Temperature Compensated Self-Refresh (ATCSR) by built-in temperature sensor
- Deep power-down mode
- Double-data-rate architecture; two data transfers per one clock cycle
- The high-speed data transfer is realized by the 4n prefetch pipelined architecture
- Differential clock inputs (CK and /CK)
- Commands entered on each positive CK edge; data and data mask referenced to both edges of DQS
- Data mask (DM) for write data
- Per-bank Refresh only support BL4



# **Differences from JEDEC:**

1.Mode Register 9, bit [5] is a readable Failed Die Bit




# **Table of Contents**

1	Ordering Information:	4
2	Package Ball Assignment	5
3	Electrical Specifications:	7
4	Block Diagram	20
5	Pin Function	21
6	Command Operation	24
7	Simplified State Diagram	27
8	Operation of the LPDDR2 RAM	28



# 1 Ordering Information:

Part Number	Configuration	Temperature Range	Max Frequency	Note
AD210032F	X32	-25°C to +85°C	466 MHz	KGD
AD210032F-X	X32	-40°C to +85°C	466 MHz	KGD
AD210032F-XT	X32	-40°C to +105°C	466 MHz	KGD
AD210032F-AB	X32	-25°C to +85°C	466 MHz	PKG 134B (10x11.5)
ADZIOUSZE-AD	۸32	-23 C 10 +83 C	400 101112	(only for validation purpose)




. . .



## 2 Package Ball Assignment

x32: "134-Ball FBGA -10x11.5x1.0 mm, ball pitch 0.65 mm, ball size 0.4 mm. (package code AB)"





Top View



## 3 Package Outline Drawing

x32: "134-Ball FBGA -10x11.5x1.0 mm, ball pitch 0.65 mm, ball size 0.4 mm. (package code AB)"





Top View

A A1 A1	seatin,	g plane	( 0.08 C
	Side View		0.00

Crombol	MIL	LIMETE	ERS
Symbol	MIN.	NOM.	MAX.
A			1.00
A1	0.27	0.32	0.37
A2	0.545	0.58	0.63
D	9.90	10.00	10.10
D1		5.85 BS	C
Е	11.40	11.50	11.60
E1		10.40 B	SC
b	0.35	0.40	0.45
e		0.65 BS	C



## 4 Electrical Specifications:

All voltages are referenced to each GND level (VSS and VSSQ). Execute power-up and Initialization sequence before proper device operation can be achieved.

## **Absolute Maximum Ratings**

Parameter	Symbol	Rating	Unit	Notes
Voltage on any pin relative to V <sub>SSQ</sub>	VT	-0.4 to +1.6	V	
Power supply voltage (core power1) relative to V <sub>SS</sub>	$V_{DD1}$	-0.4 to +2.3	V	
Power supply voltage (core power2) relative to V <sub>SS</sub>	$V_{DD2}$	-0.4 to +1.6	V	
Power supply voltage for output relative to V <sub>ssq</sub>	$V_{DDQ}$	-0.4 to +1.6	V	
Storage temperature	$T_{STG}$	-55 to +125	°C	1

#### Notes:

1. Storage temperature the case surface temperature on the center/top side of the DRAM.

#### Caution

Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

## **Operating Temperature Condition**

Parameter	Symbol	Rating	Unit	Notes
Standard	т	-25 to +85	°C	1
Extended	I OPER	-40 to +105	$^{\circ}\! \mathbb{C}$	1

## Notes:

1 Operating temperature refers to Tj of DRAM.



## **Recommended DC Operating Conditions**

 $(T_{OPER} = -40^{\circ}C \text{ to } +105^{\circ}C)$ 

Parameter		Symbol	min.	typical	max	Unit	Notes
	Core Power1	$V_{DD1}$	1.7	1.8	1.95	V	1
	Core Fower1	$V_{SS}$	0	0	0	٧	
Supply voltage	Core Power2	$V_{DD2}$	1.14	1.2	1.3	٧	1
Supply voltage	Core Power2	$V_{SS}$	0	0	0	V	
	NO D. W. D	$V_{DDQ}$	1.14	1.2	1.3	V	1
	I/O Buffer Power	$V_{SSQ}$	0	0	0	V	

#### Notes:

1.  $V_{DDQ}$  tracks with  $V_{DD2}$ . AC parameters are measured with  $V_{DD2}$  and  $V_{DDQ}$  tied together.

## AC and DC Input Measurement Levels

[Refer to section 8 in JEDEC Standard No. 209-2E]



## DC Characteristics 1

 $(T_{OPER} = -40^{\circ}\text{C to} + 105^{\circ}\text{C}, V_{DD1} = 1.7\text{V to} 1.95\text{V}, V_{DD2}/V_{DDQ} = 1.14\text{V to} 1.3\text{V}, V_{SS}/V_{SSQ} = 0\text{V})$ 

	+103 C, VDD1 = 1.7V to 1.93V, VDD2/VDD0			Мах						
Parameter	Test Condition	Symbol	Power Supply	DDR 933	DDR 800	DDR 667	DDR 533	DDR 400	DDR 333	Unit
Operating one bank	$t_{CK} = t_{CK(min)}$ ; $t_{RC} = t_{RC(min)}$ ; CKE is HIGH;	$I_{DD01}$	$V_{\text{DD1}}$				14			mA
active-precharge	CS_n is HIGH between valid commands; CA bus inputs are SWITCHING;	$I_{\text{DD02}}$	$V_{\text{DD2}}$	70						mA
current	Data bus inputs are STABLE		$V_{\text{DDQ}}$	1						mA
	$t_{CK} = t_{CK(min)}$ ; CKE is LOW; CS_n is HIGH; all	$I_{\text{DD2P1}}$	$V_{\text{DD1}}$			(	).8			mA
Idle power-down standby current	banks idle; CA bus inputs are SWITCHING;	$I_{\text{DD2P2}}$	$V_{\text{DD2}}$			1	1.4			mA
	Data bus inputs are STABLE	$I_{\text{dd2pin}}$	$V_{\text{DDQ}}$				1			mA
Idle power-down	CK_t = LOW; CK_c = HIGH; CKE is LOW;	$I_{\text{DD2PS1}}$	$V_{\text{DD1}}$			(	).8			mA
standby current	CS_n is HIGH; all banks idle; CA bus inputs are STABLE;	$I_{\text{DD2PS2}}$	$V_{\text{DD2}}$			1	1.4			mA
with clock stop	Data bust inputs are STABLE;	$I_{\text{DD2PSIN}}$	$V_{\text{DDQ}}$				1			mA
Idle non power-	$t_{CK} = t_{CK(min)}$ ; CKE is HIGH; CS_n is HIGH, all	$I_{\text{dd2n1}}$	$V_{\text{DD1}}$			(	).8			mA
down standby	banks idle; CA bus inputs are SWITCHING;	$I_{\text{dd2n2}}$	$V_{\text{DD2}}$							mA
current	Data bus inputs are STABLE	I <sub>dd2nin</sub>	$V_{\text{DDQ}}$	1						mA
Idle non power-	CK_t = LOW; CK_c = HIGH; CKE is HIGH;	$I_{\text{DD2NS1}}$	$V_{\text{DD1}}$	0.8						mA
down standby current with clock	CS_n is HIGH; all banks idle;	I <sub>dd2NS2</sub>	$V_{\text{DD2}}$	17						mA
stop	CA bus inputs are STABLE; Data bus inputs are STABLE	I <sub>dd2nsin</sub>	$V_{\text{DDQ}}$				1			mA
Active power-	$t_{CK} = t_{CK(min)}$ ; CKE is LOW; CS_n is HIGH; one	$I_{\text{DD3P1}}$	$V_{\text{DD1}}$			1	1.5			mA
down standby	bank active; CA bus inputs are SWITCHING;	$I_{\text{DD3P2}}$	$V_{\text{DD2}}$				8			mA
current	Data bus inputs are STABLE	$I_{\text{DD3PIN}}$	$V_{\text{DDQ}}$				1			mA
Active power-	$CK_t = LOW$ ; $CK_c = HIGH$ ; $CKE$ is $LOW$ ;	$I_{\text{DD3PS1}}$	$V_{\text{DD1}}$			1	1.5			mA
down standby current with clock	CS_n is HIGH; one bank active; CA bus inputs are STABLE;	$I_{\text{DD3PS2}}$	$V_{\text{DD2}}$				8			mA
stop	Data bus inputs are STABLE	$I_{\text{DD3PSIN}}$	$V_{\text{DDQ}}$	1						mA
Active non power-	$t_{CK} = t_{CK(min)}$ ; CKE is HIGH; CS_n is HIGH;	$I_{\text{DD3N1}}$	$V_{\text{DD1}}$			1	1.5			mA
down standby	one bank active; CA bus inputs are SWITCHING;	$I_{\text{DD3N2}}$	$V_{\text{DD2}}$							mA
current	Data bus inputs are STABLE	I <sub>dd3nin</sub>	$V_{\text{DDQ}}$				1			mA
Active non power-	CK_t = LOW; CK_c = HIGH; CKE is HIGH;	I <sub>dd3NS1</sub>	$V_{\text{DD1}}$			1	1.5			mA
down standby current with clock	CS_n is HIGH; One bank active;	I <sub>dd3NS2</sub>	$V_{\text{DD2}}$				20			mA
stop	CA bus inputs are STABLE; Data bus inputs are STABLE	I <sub>dd3nsin</sub>	$V_{\text{DDQ}}$				1			mA



		Power Max								
Parameter	Test Condition	Symbol	Supply	DDR 933	DDR 800	DDR 667	DDR 533	DDR 400	DDR 333	Unit
Operating burst read	$t_{CK} = t_{CK(min)}$ ; CS_n is HIGH between valid commands; one bank active; BL = 4; RL =	$I_{DD4R1}$	$V_{\text{DD1}}$	21	18	15.5	12.5	9.5	8	mA
current	RLmin; CA bus inputs are SWITCHING; 50% data change each burst transfer	$I_{DD4R2}$	$V_{\text{DD2}}$	175	165	150	130	100	90	mA
	$t_{CK} = t_{CK \text{ (min)}}$ ; CS_n is HIGH between valid	$I_{DD4W1}$	$V_{\text{DD1}}$	21	18	15.5	12.5	9.5	8	mA
Operating burst write current	commands; one bank active; BL = 4; WL = WL(min);	$I_{DD4W2}$	$V_{\text{DD2}}$	195	175	150	125	105	90	mA
	CA bus inputs are SWITCHING; 50% data change each burst transfer	$I_{\text{DD4WIN}}$	$V_{\text{DDQ}}$			3	35			mA
	$t_{CK} = t_{CK \text{ (min)}}$ ; CS_n is HIGH between valid	$I_{DD51}$	$V_{\text{DD1}}$			3	32			mA
All Bank Auto Refresh Burst Current	commands; t <sub>RC</sub> = t <sub>RFCab(min)</sub> ; Burst refresh; CA bus inputs are SWITCHING;	$I_{DD52}$	$V_{\text{DD2}}$			10	60			mA
	Data bus inputs are STABLE	$I_{\text{DD5IN}}$	$V_{\text{DDQ}}$				1			mA
All Bank Auto	$t_{CK} = t_{CK(min)}$ ; CKE is HIGH between valid	$I_{\text{DD5ab1}}$	$V_{\text{DD1}}$			,	2			mA
Refresh Average	commands; t <sub>RC</sub> = t <sub>REFI</sub> ; CA bus inputs are SWITCHING; Data bus inputs are STABLE	$\rm I_{DD5ab2}$	$V_{\text{DD2}}$	45						mA
Current		$I_{\rm DD5abIN}$	$V_{\text{DDQ}}$	1						mA
Per Bank Auto	$t_{CK} = t_{CK(min)}$ ; CKE is HIGH between valid	$I_{\text{DD5pb1}}$	$V_{\text{DD1}}$	3						mA
Refresh Average Current	commands; t <sub>RC</sub> = t <sub>REFI/8</sub> ; CA bus inputs are SWITCHING;	$I_{\text{DD5pb2}}$	$V_{\text{DD2}}$			2	27			mA
Curent	Data bus inputs are STABLE	$I_{\text{DD5pbIN}}$	$V_{\text{DDQ}}$				1			mA
Self Refresh Current	CK_t = LOW; CK_c = HIGH; CKE is LOW;	$I_{DD61}$	$V_{DD1}$				1			mA
(Standard Temerature Range:	CA bus inputs are STABLE; Data bus inputs are STABLE;	$I_{DD62}$	$V_{\text{DD2}}$			1	.6			mA
-40°C to 85°C)	Maximum 1x Self-refresh rate	$I_{\text{DD6IN}}$	$V_{\text{DDQ}}$			0	.3			mA
Deep Power Down	CK_t = LOW; CK_c = HIGH; CKE is	$I_{DD81}$	$V_{\text{DD1}}$			0	.2			mA
Current (Standard Temerature Range:	LOW; CA bus inputs are STABLE;	$I_{DD82}$	$V_{\text{DD2}}$		0.6					
-40°C to 85°C)	Data bus inputs are STABLE	$I_{\text{DD8IN}}$	$V_{\text{DDQ}}$			0	.3			mA
Self Refresh Current	CK_t = LOW; CK_c = HIGH; CKE is LOW;	I <sub>DD6ET1</sub>	$V_{\text{DD1}}$				2			mA
(Extended Temerature Range: 85°C to 105°	CA bus inputs are STABLE; Data bus inputs are STABLE	I <sub>DD6ET2</sub>	$V_{\text{DD2}}$			4	4			mA
C)	Maximum 4x Self-refresh rate	$I_{\text{DD6ETIN}}$	$V_{\text{DDQ}}$				1			mA
Deep Power Down	CK_t = LOW; CK_c = HIGH; CKE is	I <sub>DD8ET1</sub>	$V_{\text{DD1}}$			0	.4			mA
Current (Extended Temerature Range:	LOW; CA bus inputs are STABLE;	I <sub>DD8ET2</sub>	$V_{\text{DD2}}$				1			mA
85°C to 105°C)	Data bus inputs are STABLE	$I_{\text{DD8ETIN}}$	$V_{\text{DDQ}}$				1			mA



## Advanced Data Retention Current (Self-refresh current)

Param	eter	Symbol	supply	Typical	Unit	Test Condition
		$I_{DD61}$	$V_{\text{DD1}}$	88	μA	
	Full Array	$I_{DD62}$	$V_{\text{DD2}}$	180	μA	
		$I_{\text{dd6in}}$	$V_{\text{DDQ}}$	6	μA	
		$I_{DD61}$	$V_{\text{DD1}}$	76	μA	
	1/2 Array	$I_{DD62}$	$V_{\text{DD2}}$	133	μΑ	All devices are in self-refresh
+25°C		$I_{\text{dd6in}}$	$V_{\text{DDQ}}$	6	μΑ	$CK_t = LOW, CK_c = HIGH;$
CKE ≤ 0.2V		$I_{DD61}$	$V_{\text{DD1}}$	65	μΑ	CKE is LOW; CA bus inputs are STABLE;
	1/4 Array	$I_{DD62}$	$V_{\text{DD2}}$	95	μA	Data bus inputs are STABLE
		$I_{\text{dd6in}}$	$V_{\text{DDQ}}$	6	μΑ	
		$I_{DD61}$	$V_{\text{DD1}}$	59	μA	
	1/8 Array	$I_{DD62}$	$V_{\text{DD2}}$	74	μΑ	
		$I_{\text{DD6IN}}$	$V_{\text{DDQ}}$	6	μΑ	



Paramete	er	Symbol	supply	тах	Unit	Test Condition
		$I_{DD61}$	$V_{\text{DD1}}$	1	mA	
	Full Array	$I_{DD62}$	$V_{\text{DD2}}$	1.6	mA	
		$I_{\text{DD6IN}}$	$V_{\text{DDQ}}$	0.3	mA	
		$I_{DD61}$	$V_{\text{DD1}}$	0.8	mA	
	1/2 Array	$I_{DD62}$	$V_{\text{DD2}}$	1.2	mA	
+45°C ≤ TC ≤ <b>+85°C</b>		$I_{\text{DD6IN}}$	$V_{DDQ}$	0.3	mA	
CKE ≤ 0.2V		$I_{DD61}$	$V_{\text{DD1}}$	0.7	mA	
	1/4 Array	$I_{DD62}$	$V_{\text{DD2}}$	1	mA	
		$I_{\text{DD6IN}}$	$V_{\text{DDQ}}$	0.3	mA	
		$I_{\text{DD61}}$	$V_{\text{DD1}}$	0.65	mA	
	1/8 Array	$I_{DD62}$	$V_{\text{DD2}}$	0.9	mA	All devices are in self-refresh
		$I_{\text{DD6IN}}$	$V_{\text{DDQ}}$	0.3	mA	CK_t = LOW, CK_c = HIGH; CKE is LOW;
		$I_{DD61}$	$V_{\text{DD1}}$	2	mA	CAE is LOW, CA bus inputs are STABLE;
	Full Array	$I_{DD62}$	$V_{\text{DD2}}$	4	mA	Data bus inputs are STABLE
		$I_{\text{DD6IN}}$	$V_{\text{DDQ}}$	1	mA	
		$I_{DD61}$	$V_{\mathtt{DD1}}$	1.6	mA	
	1/2 Array	$I_{DD62}$	$V_{\text{DD2}}$	2.7	mA	
+85°C ≤ TC ≤ <b>+105°C</b>		$I_{\text{DD6IN}}$	$V_{\text{DDQ}}$	1	mA	
CKE ≤ 0.2V		$I_{DD61}$	$V_{\text{DD1}}$	1.4	mA	
	1/4 Array	$I_{DD62}$	$V_{\text{DD2}}$	1.7	mA	
		$I_{\text{DD6IN}}$	$V_{\text{DDQ}}$	1	mA	
		$I_{DD61}$	$V_{\text{DD1}}$	1.3	mA	
	1/8 Array	$I_{DD62}$	$V_{\text{DD2}}$	1.4	mA	
		$I_{\text{DD6IN}}$	$V_{\text{DDQ}}$	1	mA	

#### Notes:

This device supports bank-masking.

1.  $I_{DD6}$  85°C/105°C are the maximum and  $I_{DD6}$  25°C typical of the distribution of the arithmetic mean.



## DC Characteristics 2

Parameter	Symbol	min.	max	Unit	Test Condition	Notes
Input leakage current	Ι <sub>U</sub>	-2.0	2.0	μΑ	$0 \le V_{IN} \le V_{DDQ}$	
Output leakage current	I <sub>LO</sub>	-1.5	1.5	μΑ	$0 \le V_{OUT} \le V_{DDQ}$ $DQ = disable$	
Output high voltage	V <sub>OH</sub>	0.9×V <sub>DDQ</sub>		٧	I <sub>OH</sub> = -0.1mA	
Output low voltage	V <sub>OL</sub>		0.1×V <sub>DDQ</sub>	<b>V</b>	I <sub>OL</sub> = 0.1mA	

#### 4.1 DC Characteristics 3

Parameter	Symbol	min.	max	Unit	Notes
AC differential input voltage	V <sub>ID (AC)</sub>	-0.2	V <sub>DDQ</sub> + 0.2	V	
AC differential cross point voltage	V <sub>IX (AC)</sub>	0.5 x V <sub>DDQ</sub> - 0.15	$0.5 \times V_{DDQ} + 0.15$	V	
AC differential cross point voltage	V <sub>OX (AC)</sub>	0.5 x V <sub>DDQ</sub> - 0.2	$0.5 \times V_{DDQ} + 0.2$	V	




Figure 1. Differential Signal Levels



## 4.2 Pin Capacitance

(TC = +25°C,  $V_{DD1}$  = 1.7V to 1.95V,  $V_{DD2}/V_{DDQ}$  = 1.14V to 1.3V,  $V_{SS}/V_{SSQ}$  = 0V)

Parameter	Symbol		LPDDR2 1066-466	LPDDR2 400-200	Unit	Notes
CLK input pin capacitance	C <sub>CK</sub>	min.	1.0	0	pF	1,2
CK, /CK		max	2.0	0		
CLK input pin capacitance $\Delta$	C <sub>DCK</sub>	min.	0	pF	1,2,3	
CK, /CK	SDCK	max	0.20	0.25	Pi	1,2,3
Input pin capacitance	C <sub>I</sub>	min.	min. 1.0		pF	1,2,4
CA, /CS, CKE		max	2.0		·	
Input pin capacitance Δ	C <sub>DI</sub>	min.	-0.4	-0.5	pF	1,2,5
CA, /CS, CKE	CDI	max	0.4	0.5	ρι	2,2,3
Input/output pin capacitance	C <sub>IO</sub>	min.	1.2	25	pF	1267
DQS, /DQS, DQ, DM	910	max	2.	рг	1,2,6,7	
Input/output pin capacitance Δ	C <sub>DDQS</sub>	min.	0		pF	1,2,7,8
DQS, /DQS	CDDQS	max	0.25	0.30	ρι	1,2,7,0
Input/output pin capacitance Δ		min.	-0.5	-0.6	25	1270
DQ, DM	C <sub>DIO</sub>	max	0.5	0.6	pF	1,2,7,9
Calibration pin capacitance	C <sub>zQ</sub>	min.	0		pF	1,2
Campration pill capacitance	CZQ	max	2.	5	Pr	1,2

#### Notes:

- 1. This parameter applies to die device only (does not include package capacitance)
- This parameter is not subject to production test. It is verified by design and characterization. The capacitance is
  measured according to JEP147 (Procedure for measuring input capacitance using a vector network analyzer (VNA)
  with V<sub>DD1</sub>, V<sub>DD2</sub>, V<sub>DDQ</sub>, V<sub>SS</sub>, V<sub>SSQ</sub> applied and all other pins floating.
- 3. Absolute value of  $C_{CK}$  t- $C_{CK}$  c.
- 4. C<sub>I</sub> applies to /CS, CKE, CAO-CA9.
- 5.  $C_{DI}=C_{I}-0.5x(C_{CK_t}+C_{CK_c})$
- 6. DM loading matches DQ and DQS
- 7. MR3 I/O configuration DS OP3-OP0=4'b0001 (34.3 $\Omega$  typical)
- 8. Absolute value of  $C_{DQS\ t}$  and  $C_{DQS\ c}$ .
- 9.  $C_{DIO}=C_{IO}-0.5x(C_{DQS\_t}+C_{DQS\_c})$  in byte-lane.



## Refresh Requirement Parameters (1Gb)

Parameter	Symbol	Value	Unit
Number of Banks		8	
Refresh Window T <sub>CASE</sub> ≤ 85°C	t <sub>REFW</sub>	32	ms
Refresh Window 85°C < T <sub>CASE</sub> ≤ 95°C	t <sub>REFW</sub>	16	ms
Refresh Window 95°C < T <sub>CASE</sub> ≤ 105°C	t <sub>REFW</sub>	8	ms
Required number of REFRESH commands (min)	R	4,096	
Average time between REFRESH commands TCASE ≤ 85°C	t <sub>REFlab</sub>	7.8	μs
Average time between REFRESH commands 85°C < TCASE ≤ 95°C	t <sub>REFlab</sub>	3.9	μs
Average time between REFRESH commands 95°C < TCASE ≤ 105°C	t <sub>REFlab</sub>	1.95	μs
All Bank Refresh Cycle time	t <sub>RFCab</sub>	130	ns
Per Bank Refresh Cycle time	t <sub>RFCpb</sub>	60	ns
Burst Refresh Window = 4 x 8 x t <sub>RFCab</sub>	t <sub>refbW</sub>	4.16	μs



#### AC Characteristics

044.0.44	6					LPD	DR2			Unit
Par+A1:Q44ameter	Symbol	min/max	min t <sub>CK</sub>	933	800	667	533	400	333	Mbps
Max. Frequency		~		466	400	333	266	200	166	MHz
		Cloc	k Timing							
Average Clock Period	t <sub>ck</sub> (avg)	min		2.15	2.5	3	3.75	5	6	ns
Average clock i enou	(CK(avg)	max				10	00			113
Average high pulse width	t <sub>CH</sub> (avg)	min				0.4				t <sub>ck</sub> (avg)
, we ageg paidea	CH(CH)	max				0.5				c(K(a.8)
Average low pulse width	t <sub>cı</sub> (avg)	min				0.4				t <sub>ck</sub> (avg)
		max				0.				-CKY- O/
Absolute Clock Period	t <sub>CK</sub> (abs)	min			t <sub>ck</sub> (av	g)(min) -	*****	(min)		ps
Absolute clock HIGH pulse width (with	t <sub>CH</sub> (abs)	min				0.4				t <sub>ck</sub> (avg)
allowed jitter)		max				0.				
Absolute clock LOW pulse width (with	t <sub>CI</sub> (abs)	min				0.4				t <sub>ck</sub> (avg)
allowed jitter)	1	max				0.5				
Clock Period Jitter (with allowed jitter)	t <sub>JIT</sub> (per)	min		-95	-100	-110	-120	-140	-150	ps
NA-vivos Clark littar katusan tura		max		95	100	110	120	140	150	
Maximum Clock Jitter between two consecutive clock cycles (with allowed	+ (cc)	max		190	200	220	240	280	300	ps
iitter)	t <sub>JIT</sub> (cc)	IIIax		190	200	220	240	200	300	þs
j.ccs.y				min((t <sub>c</sub>	<sub>H</sub> (abs),m	in - t <sub>Հ</sub> կ(a	vg).min)	(t <sub>cı</sub> (abs	). min -	
	t <sub>πτ</sub> (duty)	min		$t_{CL}(avg), min)) \times t_{CK}(avg)$						
Duty cycle Jitter (with allowed jitter)	allowed			max((t <sub>CH</sub> (abs),max - t <sub>CH</sub> (avg),max) (t <sub>CI</sub> (abs), max -						ps .
		max		$t_{CL}(avg), max) \times t_{CK}(avg)$						
0 1:: 2 1	t <sub>ERR</sub> (2per)	min		-140	-147		-177	-206	-221	
Cumulative error across 2 cycles	allowed	max		140	147	162	177	206	221	ps
Cumulativa arrar across 2 avalas	t <sub>ERR</sub> (3per)	min		-166	-175	-192	-210	-245	-262	25
Cumulative error across 3 cycles	allowed	max		166	175	192	210	245	262	ps
Cumulative error across 4 cycles	t <sub>ERR</sub> (4per)	min		-185	-194	-214	-233	-272	-291	ps
Cumulative error across 4 cycles	allowed	max		185	194	214	233	272	291	μs
Cumulative error across 5 cycles	t <sub>ERR</sub> (5per)	min		-199	-209	-230	-251	-293	-314	ps
Camadave error deross s cycles	allowed	max		199	209	230	251	293	314	ρs
Cumulative error across 6 cycles	t <sub>ERR</sub> (6per)	min		-210	-222	-244	-266	-311	-333	ps
Caaiderve error deross o cycles	allowed	max		210	222	244	266	311	333	ρ,
Cumulative error across 7 cycles	t <sub>ERR</sub> (7per)	min		-221	-232	-256	-279	-325	-348	ps
	allowed	max		221	232	256	279	325	348	۴-



Parameter	Symbol	min/max	min t <sub>CK</sub>			LPD	DR2			Unit
Parameter	Syllibol	mmymux	IIIII C CK	933	800	667	533	400	333	Mbps
Cumulative error across 8 cycles	t <sub>ERR</sub> (8per)	min		-229	-241	-256	-290	-338	-362	ps
Camalative error across o cycles	allowed	max		229	241	256	290	338	362	ρ3
Cumulative error across 9 cycles	t <sub>ERR</sub> (9per)	min		-237	-249	-274	-299	-349	-374	ps
	allowed	max		237	249	274	299	349	374	
Cumulative error across 10 cycles	t <sub>ERR</sub> (10per)	min		-244	-257	-282	-308	-359	-385	ps
	allowed	max		244	257	282	308	359	385	
Cumulative error across 11 cycles	t <sub>ERR</sub> (11per)	min		-250	-263	-289	-316	-368	-395	ps
,	allowed	max		250	263	289	316	368	395	
Cumulative error across 12 cycles	t <sub>ERR</sub> (12per)	min		-256	-269	-296	-323	-377	-403	ps
,	allowed	max		256	269	296	323	377	403	
Cumulative error across n = 13, 14 49, 50	t <sub>ERR</sub> (nper)	min		t <sub>ERR</sub> (npe	er), allow	ed, min = allowe	: (1 + 0.68 :d, min	ßln(n)) x t	<sub>пт</sub> (per),	nc
cycles	allowed	max		t <sub>ERR</sub> (npe	er), allow		= (1 + 0.68 d, max	ßln(n)) x t	<sub>літ</sub> (per),	ps
ZQ Calibration Parameters										
Initialization Calibration Time	t <sub>zqinit</sub>	min		1						μs
Long Calibration Time	t <sub>zqcl</sub>	min	6	360						ns
Short Calibration Time	t <sub>zqcs</sub>	min	6	90					ns	
Calibration Reset Time	t <sub>ZQRESET</sub>	min	3	50						ns
		Read P	arameters							
DQS output access time from CK_t/CK_c	t <sub>DOSCK</sub>	min				25	00			ps
bas output access time from ex_y ex_e	DUSCK	max				55	00			μ3
DQSCK Delta Short	t <sub>DQSCKDS</sub>	max		380	450	540	670	900	1080	ps
DQSCK Delta Medium	t <sub>DQSCKDM</sub>	max		780	900	1050	1350	1800	1900	ps
DQSCK Delta Long	$t_{DQSCKDL}$	max		1050	1200	1400	1800	2400	-	ps
DQS-DQ skew	$t_{DQSQ}$	max		220	240	280	340	400	500	ps
Data hold skew factor	t <sub>QHS</sub>	max		260	280	340	400	480	600	ps
DQS Output High Pulse Width	$t_{QSH}$	min				t <sub>CH</sub> (abs	) - 0.05			$t_{CK}(avg)$
DQS Output Low Pulse Width	t <sub>QSL</sub>	min				t <sub>CL</sub> (abs	) - 0.05			t <sub>ck</sub> (avg)
Data Half Period	t <sub>QHP</sub>	min				min(t <sub>Q</sub>	<sub>SH</sub> , t <sub>QSL</sub> )			t <sub>ck</sub> (avg)
DQ/DQS output hold time from DQS	t <sub>QH</sub>	min		t <sub>QHP</sub> -t <sub>QHS</sub>					ps	
Read preamble	t <sub>RPRE</sub>	min		0.9					t <sub>ck</sub> (avg)	
Read Postamble	$t_{RPST}$	min				t <sub>CL</sub> (abs	) - 0.05			t <sub>CK</sub> (avg)
DQS low-Z from clock	t <sub>LZ(DQS)</sub>	min				t <sub>DQSCK(m</sub>	<sub>in)</sub> - 300			ps
DQ low-Z from clock	t <sub>LZ(DQ)</sub>	min			t <sub>DQ</sub>		1.4*t <sub>QHS(m</sub>	<sub>iax)</sub> )		ps
DQS high-Z from clock	t <sub>HZ(DQS)</sub>	max					<sub>ax)</sub> - 100			ps
DQ high-Z from clock	t <sub>HZ(DQ)</sub>	max			t <sub>DQS</sub>		.4*t <sub>DQSQ(r</sub>	nax))		ps



	Complete I		mater &			LPD	DR2			Unit
Parameter	Symbol	min/max	min t <sub>CK</sub>	933	800	667	533	400	333	Mbps
		Write P	arameters							
DQ and DM input hold time (Vref based)	t <sub>DH</sub>	min		235	270	350	430	480	600	ps
DQ and DM input setup time (Vref based)	t <sub>DS</sub>	min		235	270	350	430	480	600	ps
DQ and DM input pulse width	t <sub>DIPW</sub>	min				0.	35		-	t <sub>CK</sub> (avg)
Write command to 1st DQS latching transition	+	min				0.	75			t <sub>CK</sub> (avg)
Write command to 1st DQ3 latening transition	t <sub>DQSS</sub>	max				1.	25			t <sub>CK</sub> (avg)
DQS input high-level width	t <sub>DQSH</sub>	min		0.4						t <sub>CK</sub> (avg)
DQS input low-level width	t <sub>DQSL</sub>	min				0	.4			t <sub>CK</sub> (avg)
DQS falling edge to CK setup time	t <sub>DSS</sub>	min				0	.2			t <sub>CK</sub> (avg)
DQS falling edge hold time from CK	t <sub>DSH</sub>	min				0	.2			t <sub>ck</sub> (avg)
Write postamble	t <sub>WPST</sub>	min				0	.4			t <sub>ck</sub> (avg)
Write preamble	t <sub>WPRE</sub>	min				0.	35			t <sub>ck</sub> (avg)
CKE Input Parameters										
CKE min. pulse width (high and low pulse width)	t <sub>CKE</sub>	min	3	3					t <sub>CK</sub> (avg)	
CKE input setup time	t <sub>ISCKE</sub>	min		0.25						t <sub>ck</sub> (avg)
CKE input hold time	t <sub>IHCKE</sub>	min		0.25						t <sub>ck</sub> (avg)
	Comr	nand Addre	ss Input Pa	arameter	·s					
Address & control input setup time (Vref based)	t <sub>IS</sub>	min		250	290	370	460	600	740	ps
Address & control input hold time (Vref based)	t <sub>IH</sub>	min		250	290	370	460	600	740	ps
Address & control input pulse width	t <sub>IPW</sub>	min		0.40						t <sub>ck</sub> (avg)
	Boot	Parameters	(10 MHz -	- 55 MHz	)					
Clock Cycle Time	t <sub>CKb</sub>	max	_			1	00			ns
Clock Cycle Time	CKb	min				1	.8			113
CKE input setup time	t <sub>ISCKEb</sub>	min	-			2	.5			ns
CKE input hold time	t <sub>IHCKEb</sub>	min	-			2	.5			ns
Address & control input setup time	t <sub>ISb</sub>	min	-			11	.50			ps
Address & control input hold time	t <sub>IHb</sub>	min	-			11	.50			ps
DOS Output data access time from CV +/CV c	+	min	-			2	.0			ns
DQS Output data access time from CK_t/CK_c	t <sub>DQSCKb</sub>	max	-			10	0.0			115
Data strobe edge to output data edge t <sub>DQSQb</sub> -1.2	t <sub>DQSQb</sub>	max	-	1.2						ns
Data hold skew factor	t <sub>QHSb</sub>	max	-	1.2					ns	
		Mode Regis	ter Parame	eters						
Mode Register Write command period	t <sub>MRW</sub>	min	5				5			t <sub>ck</sub> (avg)
Mode Register Read command period	t <sub>MRR</sub>	min	2				2			t <sub>ck</sub> (avg)



Parameter	Symbol	min/max	nax min t <sub>CK</sub>	LPDDR2						Unit
Parameter	Syllibol	IIIIII/IIIux	IIIII C CK	933	800	667	533	400	333	Mbps
	LPD	DR2 SDRAN	/I Core Par	ameters						
Read Latency	RL	min	3	7	6	5	4	3	3	t <sub>CK</sub> (avg)
Write Latency	WL	min	1	4	3	2	2	1	1	t <sub>CK</sub> (avg)
Active to Active command period	t <sub>RC</sub>	min	-	$t_{RAS} + t_{RPab}$ (with all-bank Precharge) $t_{RAS} + t_{RPab}$ (with per-bank Precharge)						ns
CKE min. pulse width during Self-Refresh (low pulse width during Self-Refresh)	t <sub>CKESR</sub>	min	3			1	15			ns
Self refresh exit to next valid command delay	t <sub>XSR</sub>	min	2	t <sub>RFCab</sub> +10						ns
Exit power down to next valid command delay	t <sub>XP</sub>	min	2	7.5						ns
LPDDR2-S4 CAS to CAS delay	t <sub>CCD</sub>	min	2				2			t <sub>CK</sub> (avg)
Internal Read to Precharge command delay	t <sub>RTP</sub>	min	2			7	.5			ns
RAS to CAS Delay	t <sub>RCD</sub>	min	3	18	(typical)	)				ns
Row Precharge Time (single bank)	t <sub>RPpb</sub>	min	3	18	(typical)	)				ns
Row Precharge Time (all banks)	t <sub>RPab</sub>	min	3	21	. (greater	than ty	oical, less	s than slo	ow)	ns
Row Active Time	+	min	3			4	12			ns
Now Active Time	t <sub>RAS</sub>	max	-			7	70			μs
Write Recovery Time	t <sub>wr</sub>	min	3		•	1	L5			ns
Internal Write to Read command delay	t <sub>wrr</sub>	min	2	7.5 10					10	ns
Active bank A to Active bank B	t <sub>RRD</sub>	min	2			1	LO	-		ns
Four Bank Activate window	t <sub>FAW</sub>	min	8			50			60	ns
Minimum Deep Power Down time	t <sub>DPD</sub>	min				5	00		-	μs



## 5 Block Diagram




Figure 2. Block Diagram



## 6 Pin Function

#### CK, /CK (input pins)

The CK and the /CK are the master clock inputs. All inputs except DMs, DQSs and DQs are referred to the cross point of the CK rising edge and the /CK falling edge. When in a read operation, DQSs and DQs are referred to the cross point of the CK and the /CK. When in a write operation, DMs and DQs are referred to the cross point of the DQS and the V<sub>DDQ</sub>/2 level. DQSs for write operation are referred to the cross point of the CK and the /CK. The other input signals are referred at CK rising edge.

#### /CS (input pin)

When /CS is low, commands and data can be input. When /CS is high, all inputs are ignored. However, internal operations (bank active, burst operations, etc.) are held.

## CAO to CA9 (input pins)

These pins define the row & column addresses and operating commands (read, write, etc.) depend on their voltage levels. See "Addressing Table" and "Command operation".

## [Addressing Table]

Part Number	Organization	Row address	Column address
AD210032F-x	x 32 bits	R0 to R12	CO <sup>*1</sup> to C8

Command		DDR CA Pins									CK edge
Communa	CA0	CA1	CA2	CA3	CA4	CA5	CA6	CA7	CA8	CA9	ch euge
Active			R8	R9	R10	R11	R12	BA0	BA1	BA2	1
	R0	R1	R2	R3	R4	R5	R6	R7	-		$\downarrow$
Write/Read		1				C1	C2	BA0	BA1	BA2	1
Write/Read	AP	C3	C4	C5	C6	С7	C8				$\downarrow$

Remarks: Rx = row address. Cx = column address

#### Notes:

- 1. C0 is not present on the command & address, therefore C0 is implied to be zero.
- 2. BA0,1 &2 are bank select signals. The memory array is divided into 8 banks. BA0,1 & 2 define to which bank an active/read/write/precharge command is being applied.
- 3. AP defines the precharge mode when a read command or a write command is issued. If AP = high during a read or write command, auto precharge function is enabled.



## [Bank Numbering and BA Input Table]

	BA0	BA1	BA2
Bank0	L	L	L
Bank1	Н	L	L
Bank2	L	Н	L
Bank3	Н	Н	L
Bank4	L	L	Н
Bank5	Н	L	Н
Bank6	L	Н	Н
Bank7	Н	Н	Н

Remarks: H = VIH, L = VIL.

## CKE (input pin)

CKE controls power-down mode, self-refresh function and deep power-down function with other command inputs. The CKE level must be kept for 2 clocks at least if CKE changes at the crossing point of the CK rising edge and the /CK falling edge with proper setup time tIS, by the next CK rising edge CKE level must be kept with proper hold time tIH.

## DQ0 to DQ31 (x32) - (input/output pins)

Data are input to and output from these pins.

#### DQSx, /DQSx (input/output pins, where x = 0 to 3)

DQS and /DQS provide the read data strobes (as output) and the write data strobes (as input). Each DQS (/DQS) pin corresponds to eight DQ pins, respectively (See DQS and DM Correspondence Table).

## DM0 to DM3 (input pins)

DM is the reference signals of the data input mask function. DM is sampled at the crossing point of DQS and  $V_{DDQ}/2$ . When DM = high, the data input at the same timing are masked while the internal burst counter will be counting up.

## [DM truth table]

Name (Functional)	DM	DQ	Note
Write enable	L	Valid	1
Write inhibit	Н	Х	1

#### Notes:

- 1. Used to mask write data. Provided coincident with the corresponding data.
- 2. Each DM pin corresponds to eight DQ pins, respectively (See DQS and DM Correspondence Table).

## [DQS and DM Correspondence Table]

Part Number	Organization	DQS	Data Mask	DQ
		DQS0, /DQS0	DM0	DQ0 to DQ7
AD210032F-x	x 32 bits	DQS1, /DQS1	DM1	DQ8 to DQ15
ADZ10032F-X	X 32 DILS	DQS2, /DQS2	DM2	DQ16 to DQ23
		DQS3, /DQS3	DM3	DQ24 to DQ31



V<sub>DD1</sub>, V<sub>SS</sub>, V<sub>SS2</sub>, V<sub>DDQ</sub>, V<sub>SSQ</sub> (power supply)

 $V_{DD1/2} \ and \ V_{SS} \ are \ power \ supply \ pins \ for \ internal \ circuits. \ \ V_{DDQ} \ and \ V_{SSQ} \ are \ power \ supply \ pins \ for \ the \ output \ buffers.$ 



# 7 Command Operation

## **Command Truth Table**

The LPDDR2 RAM recognizes the following commands specified by the /CS, CA0, CA1, CA2, CA3 and CKE at the rising edge of the clock.

- CAxr refers to the command/address bit x on the rising edge of clock. (↑)
- CAxf refers to the command/address bit x on the falling edge of clock.  $(\downarrow)$

	Ck	СКЕ						DDR (	CA Pins	s				СК
Symbol	Previous cycle	Current cycle	/cs	CA0	CA1	CA2	САЗ	CA4	CA5	CA6	CA7	CA8	CA9	edge
A 4D)4/			L	L	L	L	L	MA0	MA1	MA2	MA3	MA4	MA5	1
IVIKW	Н	Н	×	MA6	MA7	OP0	OP1	OP2	OP3	OP4	OP5	OP6	OP7	$\downarrow$
MDD	ш	ш	L	L	L	L	Н	MA0	MA1	MA2	MA3	MA4	MA5	1
IVINN	П	п	×	MA6	MA7					×				$\downarrow$
REEnh	н	н	L	L	L	Н	L			:	×			1
INEI PO	""	'''	×		ı	ı	1	•	×					$\downarrow$
RFFab	н	н	L	L	L	Н	Н			:	×			1
		"	×						×					$\downarrow$
SELF	Н	L	L	L	L	Н				×				1
	×		×		1	ı	ı	ı	×	ı	ı	1	ı	↓
ACT	н	Н	L	L	Н	R8	R9	R10	R11	R12	BA0	BA1	BA2	1
			×	R0	R1	R2	R3	R4	R5	R6	R7	:	×	V
WRIT	н	Н	L	Н	L	L	RFU	RFU	C1	C2	BA0	BA1	BA2	1
			×					C6				ı	I	<b>↓</b>
READ	Н	Н	L	Н	L	Н	RFU	RFU	C1		BA0		BA2	1
			×									ι	ı	<b>↓</b>
PRE	н	Н		Н	Н	L	Н			×	BA0	BA1	BA2	1
		н	-										<b>↓</b>	
BST	Н											1		
					l				×					<b>↓</b>
DPDEN		L	<b>-</b>	Н	Н								↑ ↓	
	×			ш	ш							<b>→</b>		
NOP	н	Н		П	П	п			~					↓
				ш	ш	ы				×				<b>↑</b>
NOP	L	L			<u> </u>	''			×					↓
			l											1
NOP	Н	Н	×											<b></b>
			Н											1
DESL	Н	Н	×											<b>\</b>
	Н		Н						×					1
PDEN	×	L	×						×					↓
PDEX,	L		Н						×					1
SELFX,		Н	×						×					<b>→</b>
	MRW  MRR  REFpb  SELF  ACT  WRIT  READ  PRE  BST  DPDEN  NOP  NOP  NOP  DESL  PDEN,	Symbol         Previous cycle           MRW         H           MRR         H           REFpb         H           REFab         H           SELF         X           ACT         H           WRIT         H           PRE         H           BST         H           DPDEN         X           NOP         H           NOP         H           DESL         H           PDEX, SLEFX, SELFX,         L	Symbol         Previous cycle         Current cycle           MRW         H         H           MRR         H         H           REFpb         H         H           REFab         H         H           SELF         H         L           ACT         H         H           WRIT         H         H           PRE         H         H           BST         H         H           BST         H         H           NOP         H         H           NOP         H         H           NOP         H         H           DESL         H         H           PDEN         X         H           PDEX, SLEFX, SLEFX, SELFX, SELFX	Symbol cycle         Previous cycle         Current cycle         /CS           MRW         H         H         L           MRR         H         H         L           REFpb         H         H         L           REFab         H         H         L           SELF         H         H         L           X         ACT         H         H         L           WRIT         H         H         L         X           READ         H         H         L         X           PRE         H         H         H         L           WRIT         H         H         L         X           READ         H         H         H         L           WRIT         H         H         L         X           BST         H         H         H         L           NOP         H         H         H         X           NOP	Symbol cycle         Previous cycle         Current cycle         /CS         CAO           MRW         H         H         L         L           MRR         H         H         L         L           MRR         H         H         L         L           REFpb         H         H         L         L           REFab         H         H         L         L           SELF         H         H         L         L           ACT         H         H         L         L           ACT         H         H         L         L           WRIT         H         H         L         H           WRIT         H         H         L         H           WRIT         H         H         L         H           READ         H         H         H         X         AP*1           BST         H         H         H         X         I           DPDEN         H         H         L         H           NOP         H         H         L         H           NOP         H         H         H <t< td=""><td>Symbol Previous Cycle       CAO       C</td><td>Symbol Previous Cycle         Current Cycle         CA0         CA1         CA2           MRW         H         H         L         L         L         L         CA0         CA2         CA2           MRR         H         H         L         H         H         M         <t< td=""><td>Symbol cycle         Previous cycle         Current cycle         CAO         CAJ         &lt;</td><td>Symbol cycle         Cycle cycle         CAD         CAD</td><td>Symbol cycle         Current cycle         Companie cycle         CAJ         &lt;</td><td>Symbol cycle         Current cycle         CAO         CA1         CA2         CA3         CA4         CA5         CA6           MRW         H         H         H         L         L         L         L         L         MA0         MA1         MA2         OP4         OP4         OP3         OP4           MRRR         H         H         H         L         L         L         L         H         MA0         MA1         MA2           MRRR         H         H         H         L         L         L         L         H         MA0         MA1         MA2           MREFab         H         H         H         L         L         L         H         M         L         I         I         L         I</td><td>Symbol Previous Cycle         Corporation Cycle         Corporation Cycle         Corporation Corporation Corporation Cycle         Corporation Corporation Cycle         Corporation Corporation Cycle         Corporatio</td><td>Symbol cycle         Cycle cycle         CAD CAJ CAJ CAJ CAJ CAJ CAJ CAJ CAJ CAJ CAJ</td><td>Symbol cycle         Previous cycle         Code cycle         CA0         CA1         CA2         CA3         CA4         CA5         CA6         CA7         CA8         CA9           MRW         H         H         H         L         L         L         L         L         MA0         MA1         MA2         MA3         MA5         MA5         MA5         MA6         MA7         OPO         OP1         OP2         OP3         OP4         OP5         OP6         OP7         OP6         OP7         OP6         OP7         OP6         OP7         OP6         OP7         &lt;</td></t<></td></t<>	Symbol Previous Cycle       CAO       C	Symbol Previous Cycle         Current Cycle         CA0         CA1         CA2           MRW         H         H         L         L         L         L         CA0         CA2         CA2           MRR         H         H         L         H         H         M <t< td=""><td>Symbol cycle         Previous cycle         Current cycle         CAO         CAJ         &lt;</td><td>Symbol cycle         Cycle cycle         CAD         CAD</td><td>Symbol cycle         Current cycle         Companie cycle         CAJ         &lt;</td><td>Symbol cycle         Current cycle         CAO         CA1         CA2         CA3         CA4         CA5         CA6           MRW         H         H         H         L         L         L         L         L         MA0         MA1         MA2         OP4         OP4         OP3         OP4           MRRR         H         H         H         L         L         L         L         H         MA0         MA1         MA2           MRRR         H         H         H         L         L         L         L         H         MA0         MA1         MA2           MREFab         H         H         H         L         L         L         H         M         L         I         I         L         I</td><td>Symbol Previous Cycle         Corporation Cycle         Corporation Cycle         Corporation Corporation Corporation Cycle         Corporation Corporation Cycle         Corporation Corporation Cycle         Corporatio</td><td>Symbol cycle         Cycle cycle         CAD CAJ CAJ CAJ CAJ CAJ CAJ CAJ CAJ CAJ CAJ</td><td>Symbol cycle         Previous cycle         Code cycle         CA0         CA1         CA2         CA3         CA4         CA5         CA6         CA7         CA8         CA9           MRW         H         H         H         L         L         L         L         L         MA0         MA1         MA2         MA3         MA5         MA5         MA5         MA6         MA7         OPO         OP1         OP2         OP3         OP4         OP5         OP6         OP7         OP6         OP7         OP6         OP7         OP6         OP7         OP6         OP7         &lt;</td></t<>	Symbol cycle         Previous cycle         Current cycle         CAO         CAJ         <	Symbol cycle         Cycle cycle         CAD         CAD	Symbol cycle         Current cycle         Companie cycle         CAJ         <	Symbol cycle         Current cycle         CAO         CA1         CA2         CA3         CA4         CA5         CA6           MRW         H         H         H         L         L         L         L         L         MA0         MA1         MA2         OP4         OP4         OP3         OP4           MRRR         H         H         H         L         L         L         L         H         MA0         MA1         MA2           MRRR         H         H         H         L         L         L         L         H         MA0         MA1         MA2           MREFab         H         H         H         L         L         L         H         M         L         I         I         L         I	Symbol Previous Cycle         Corporation Cycle         Corporation Cycle         Corporation Corporation Corporation Cycle         Corporation Corporation Cycle         Corporation Corporation Cycle         Corporatio	Symbol cycle         Cycle cycle         CAD CAJ	Symbol cycle         Previous cycle         Code cycle         CA0         CA1         CA2         CA3         CA4         CA5         CA6         CA7         CA8         CA9           MRW         H         H         H         L         L         L         L         L         MA0         MA1         MA2         MA3         MA5         MA5         MA5         MA6         MA7         OPO         OP1         OP2         OP3         OP4         OP5         OP6         OP7         OP6         OP7         OP6         OP7         OP6         OP7         OP6         OP7         <



Remarks:  $H = V_{IH}$ ,  $L = V_{IL}$ ,  $x = V_{IH}$  or  $V_{IL}$ , Rx = row address, Cx = column address,

AB = all banks or selected bank precharge.

#### Notes:

- AP high during a read or write command indicates that an auto precharge will occur to the bank associated with the read
  or write command.
- 2. Bank selects (BAO, 1 & 2) determine which bank is to be operated upon.
- 3. Self-refresh exit and deep power-down exit are asynchronous.
- 4. /CS and CKE are sampled at the rising edge of clock.
- 5. Per-bank Refresh only support BL4

VREF must be maintained during self-refresh and deep power-down operation.

### Register Commands [MRR/MRW]

The register commands include both a mode register read (MRR) and a mode register write (MRW) command. The protocol provides support for a total of up to 256 8-bit registers, which will be either read-only, write-only, or both readable and writeable by the memory controller.

### Refresh Commands [REF]

The refresh commands include an All Banks refresh command, and a self-refresh command. Entry into self-refresh mode will occur upon the transition of CKE from high to low.

## Active Command [ACT]

Only CAOr and CA1r are needed to encode this command. The remaining bits in the CA map specify the row and bank address.

#### Read/Write Commands [READ/WRIT]

The read and write commands indicate whether a read or write is desired. CA0r, CA1r, and CA2r are needed to encode either command. The remaining bits in the CA map are used to indicate the column address. A bit to indicate whether an auto precharge is desired is provided and is registered on CA0f of both read and write commands. Two bits in the read and write command encoding have been specified as Reserved for Future Use (RFU).

#### Precharge Commands [PRE]

The Precharge command requires that the bank be specified at command time only when the auto precharge bit indicates that an All Bank pre-charge is not desired (I.E. AB (CA4r) = 0). If the All Bank precharge bit is set (I.E. AB (CA4r) = 1), bank information is not required.

#### **Burst Terminate Command [BST]**

The BST command will allow for both read and write commands (without auto precharge) to be interrupted on prefetch boundaries prior to the end of a burst. The desired burst length will be set in one of the mode registers.

## Power-down and Deep Power Down [PDEN/DPDEN]

Both power-down and deep power-down modes are supported by the protocol. In normal power-down mode all input and output buffers as well as CK and /CK will be disabled. If all banks are precharged prior to entering power-down mode, the device will be said to be in Precharge power-down mode. If at least one bank is open while entering power-down mode, the SDRAM device will be said to be in Active power-down mode.

In Deep power-down mode all input/output buffers, CK, /CK, and power to the array will be disabled. The contents of the SDRAM will be lost upon entry into deep power-down mode.

The command for entry into normal power-down mode requires that /CS is high, while the command for entry into Deep power-down mode requires that /CS be low. In both cases CKE will remain active and will be the mechanism by which the SDRAM is able to exit either power-down modes.



## Exit Command [PDEX, DPDX, SELFX]

Exit from self-refresh, power down, or deep power-down modes requires a low to high transition of CKE.

## No Operation Command [NOP]

NOP can either be issued using a command when /CS is low or by simply deselecting /CS.

#### CKE Truth Table

	СК	E	Command (n) *3					
Current state *2	Previous Current cycle (n-1) *1 cycle (n) *1		/CS, CA0r to CA3r	Operation (n) *3	Notes			
Active/Idle power-down	L	L	×	Maintain power-down	8			
Active/fule power-down	L	Н	DESL or NOP	Power-down exit	4			
Deep power-down entry	L	L	×	Maintain power-down	8			
Deep power-down entry	L	Н	DESL or NOP	Deep power-down exit				
Self-refresh	L	L	×	Maintain self-refresh	8			
Sell-Tellesil	L	Н	DESL or NOP	Self-refresh exit	4, 7			
Bank Active	Н	L	DESL or NOP	Active power down entry	4			
All banks idle	Н	L	DESL or NOP	Precharge power down entry	4			
All banks fule	Н	L	SELF	Self-refresh entry	5			
Other	Н	Н	Refer to	Refer to the Command Truth Table				


Remark:  $H = V_{IH}$ ,  $L = V_{IL}$ ,  $\times = Don't$  care

## Notes:

- 1. CKE (n) is the logic state of CKE at clock edge n; CKE (n-1) was the state of CKE at the previous clock edge.
- 2. Current state is the state of the LPDDR2 RAM immediately prior to clock edge n.
- 3. Command (n) is the command registered at clock edge n, and operation (n) is a result of Command (n).
- 4. All states and sequences not shown are illegal or reserved unless explicitly described elsewhere in this document.
- 5. Self-refresh mode can only be entered from the all banks idle state.
- 6. Must be a legal command as defined in the command truth table.
- 7. Valid commands for deep power-down exit and power-down exit and self-refresh exit are NOP and DESL only.
- 8. Deep power-down, power-down and self-refresh cannot be entered while read/write operations, mode register read/write or precharge operations are in progress.
- 9. V<sub>REF</sub> must be maintained during self-refresh operation.
- 10. Clock frequency may be changed or stopped during the active power-down or idle power-down state.



# 8 Simplified State Diagram



**Figure 3 Simplified State Diagram** 



## 9 Operation of the LPDDR2 RAM

Read and write accesses to the LPDDR2 RAM are burst oriented; accesses start at a selected location and continue for the fixed burst length of four, eight, and sixteen in a programmed sequence. Accesses begin with the registration of an active command, which is then followed by a read or write command. The address bits registered coincident with the active command is used to select the bank and row to be accessed (BAO, 1 & 2 selects the bank; R0 to R12 selects the row). The address bits registered coincident with the read or write command are used to select the starting column location for the burst access and to determine if the auto precharge command is to be issued.

Prior to normal operations, the LPDDR2 RAM must be initialized. The following sections provide detailed information covering device initialization; register definition, command descriptions and device operation.

## LPDDR2 RAM Power-On and Initialization Sequence

#### 9.1.1 <u>Power Ramp and Device Initialization</u>

#### **Power Ramp**

While applying power (after Ta), CKE shall be held at a logic low level ( $\leq 0.2 \times V_{DD2}$ ), all other inputs shall be between  $V_{IL}$  (min.) and  $V_{IH}$  (max.). The LPDDR2 RAM device will only guarantee that outputs are in a high impedance state while CKE is held low. On or before the completion of the power ramp (Tb) CKE must be held low. Voltage levels at I/Os and outputs must be between  $V_{SSQ}$  and  $V_{DDQ}$  during voltage ramp time to avoid latch-up.

#### The following conditions apply:

- Ta is the point where any power supply first reaches 300mV.
- After Ta is reached, V<sub>DD1</sub> must be greater than V<sub>DD2</sub> 200mV.
- After Ta is reached, V<sub>DD1</sub> and V<sub>DD2</sub> must be greater than V<sub>DDQ</sub> 200mV.
- After Ta is reached, V<sub>REF</sub> must always be less than all other supply voltages.
- The voltage difference between any of V<sub>SS</sub>, V<sub>SSQ</sub> pins may not exceed 100mV.
- Tb is the point when all supply and reference voltages are within their respective min/max operating conditions.
- Power ramp duration t<sub>INITO</sub> (Tb Ta) must be no greater than 20ms.

Note: V<sub>DD2</sub> is not present in some systems. Rules related to V<sub>DD2</sub> in those cases do not apply.

#### **CKE and Clock**

Beginning at Tb, CKE must remain low for at least  $t_{\text{INIT1}} = 100$ ns, after which it may be asserted high. Clock must be stable at least  $t_{\text{INIT2}} = 5t_{\text{CK}}$  prior to the first low to high transition of CKE (Tc). CKE, /CS and CA inputs must observe setup and hold time ( $t_{\text{IS}}$ ,  $t_{\text{IH}}$ ) requirements with respect to the first rising clock edge (as well as to the subsequent falling and rising edges).

#### **Reset Command**

After  $t_{\text{INIT3}}$  is satisfied, a MRW (Reset) command shall be issued (Td). Wait for at least  $t_{\text{INIT4}} = 1 \mu s$  while keeping CKE asserted and issuing NOP or DESL commands.

#### Mode Register Reads and Device Auto-Initialization (DAI) polling

After  $t_{\text{INIT4}}$  is satisfied (Te), only MRR commands (including power-down entry/exit) are allowed. It is recommended to determine the device type and other device characteristics by issuing MRR commands (MR0, Device ID, etc.). The MRR command may be used to poll the DAI-bit to acknowledge when Device Auto-Initialization is complete. As the memory output buffers are not properly configured yet, some AC parameters may have relaxed timings before the system is appropriately configured. After the DAI-bit (MR0.DAI) is set to "ready" by the memory device, the device is in idle state (Tf). The state of the DAI status bit can be determined by an MRR command to MR0 DAI. The LPDDR2 RAM will set the DAI-bit no later than  $t_{\text{INIT5}}$  (10µs) after the Reset command.

#### **Normal Operation**

After t<sub>INITS</sub> (Tf), MRW commands may be used to properly configure the memory, for example the output buffer driver strength, latencies etc. The LPDDR2 RAM device will now be in IDLE state and ready for any valid command. After Tf, the clock frequency may be changed according to the clock frequency change procedure described in section Input Clock Stop and Frequency Change during Power-Down of this specification.



## 9.1.2 <u>Timing Parameters for Initialization</u>

	Va	lue		
Symbol	min.	max.	Unit	Test Condition
t <sub>INITO</sub>		20	ms	Maximum Power Ramp Time
t <sub>INIT1</sub>	100	-	ns	Minimum CKE low time after completion of power ramp
t <sub>INIT2</sub>	5	1	tCK	Minimum stable clock before first CKE high
t <sub>INIT3</sub>	200	1	μs	Minimum Idle time after first CKE assertion
t <sub>INIT4</sub>	1	1	μs	Minimum Idle time after Reset command, this time will be about 2 × $t_{RFCab}$ (max density) + $t_{RP}$
t <sub>INIT5</sub>		10	μs	Maximum duration of Device Auto-Initialization
t <sub>CKBOOT</sub>	18	100	ns	Clock cycle time during boot

[See Figure 134 in JEDEC Standard No. 209-2E]

## Initialization After RESET (without power ramp)

If the RESET command is issued before or after the power-up initialization sequence, the re-initialization procedure must begin at Td.

#### Power-off Sequence

The following procedure is required to power off the device.

While powering off, CKE must be held LOW (≤0.2 × V<sub>DD2</sub>);.all other inputs must be between V<sub>ILmin</sub> and V<sub>IHmax</sub>.

The device outputs remain at High-Z while CKE is held LOW.

DQ, DM, DQS\_t, and DQS\_c voltage levels must be between V<sub>SSQ</sub> and V<sub>DDQ</sub> during the power-off sequence to avoid latch-up.

CK\_t, CK\_c, CS\_n, and CA input levels must be between Vss and VDD2 during the power-off sequence to avoid latch-up.

Tx is the point where any power supply drops below the minimum value specified.

Tz is the point where all power supplies are below 300mV. After Tz, the device is powered off (see the following Table).

Between	Applicable Conditions
Tx and Tz	V <sub>DD1</sub> must be greater than V <sub>DD2</sub> 200mV
Tx and Tz	$V_{DD1}$ must be greater than $V_{DDQ}$ 200mV
Tx and Tz	V <sub>REF</sub> must always be less than all other supply voltages

The voltage difference between any of  $V_{SS}$  and  $V_{SSQ}$  pins must not exceed 100mV.

#### Uncontrolled Power-Off Sequence

When an uncontrolled power-off occurs, the following conditions must be met:

At Tx, when the power supply drops below the minimum values specified, all power supplies must be turned off and all power-supply current capacity must be at zero, except for any static charge remaining in the system.

#### Power-up, Initialization, and Power-off (cont'd)

After Tz (the point at which all power supplies first reach 300mV), the device must power off. During this period, the relative voltage between power supplies is uncontrolled.  $V_{DD1}$  and  $V_{DD2}$  must decrease with a slope lower than 0.5 V/ $\mu$ s between Tx and Tz.

An uncontrolled power-off sequence can occur a maximum of 400 times over the life of the device.

	Val	lue		
Symbol	min.	min. max.		Comment
t <sub>POFF</sub>		2	S	Maximum Power-Off ramp time



## Programming the Mode Register

## 9.1.3 <u>Mode Register Assignment</u>

00h 01h 02h 03h	Device Info.  Device Feature 1  Device Feature 2	R W			(DE						
02h		W		(RFU)				DI	DAI	See MR0	
	Davias Essture 2		nWR (	(for A	P)	WC	BT		See MR1		
03h	Device realure 2	W		(RFU	U)			RL &	wL		See MR2
0511	I/O Config-1	W		(RFU	U)			D	S		See MR3
04h	SDRAM Refresh Rate	R	TUF		(RF	U)		Re	fresh R	ate	See MR4
05h	Basic Config-1	R				Compa	ny ID				See MR5
06h	Basic Config-2	R				Revisio	on ID1				See MR6
07h	Basic Config-3	R	Revision ID2						See MR7		
08h	Basic Config -4	R	R I/O Width Density		Type		See MR8				
09h	Test Mode	$W^{*1}$	W* <sup>1</sup> Vendor-Specific Test Mode				See MR9				
0Ah	IO Calibration	W			C	alibrati	on Cod	е			See MR10
0Bh TO 0Fh	Reserved		(RFU)								
10h	PASR_Bank	W	Bank Mask							See MR16	
11h	PASR_Seg	W		Segment Mask							See MR17
11h TO 17h	Reserved					(RF	FU)				
to 31 are Non-	Volatile Memory (NVM	I) specifi	c mode re	egisters	s, whic	h LPD	DR2 do	es not	have.		
20h	Calibration Pattern A	R		Calibration Pattern A						See MR32	
28h	Calibration Pattern B	R	Calibration Pattern B								See MR40
3FH	Reset	W	×					See MR63			
tı	05h 06h 07h 08h 09h 0Ah 0Bh TO 0Fh 10h 11h TO 17h o 31 are Non- 20h 28h 3FH	04h SDRAM Refresh Rate 05h Basic Config-1 06h Basic Config-2 07h Basic Config-3 08h Basic Config-4 09h Test Mode 0Ah IO Calibration 08h TO 0Fh Reserved 10h PASR_Bank 11h PASR_Seg 11h TO 17h Reserved 0 31 are Non-Volatile Memory (NVN- 20h Calibration Pattern A 28h Calibration Pattern B 3FH Reset	04h SDRAM Refresh Rate R 05h Basic Config-1 R 06h Basic Config-2 R 07h Basic Config-3 R 08h Basic Config-4 R 09h Test Mode W*¹ 0Ah IO Calibration W 0Bh TO 0Fh Reserved 10h PASR_Bank W 11h PASR_Seg W 11h TO 17h Reserved 0 31 are Non-Volatile Memory (NVM) specific Config-20h Calibration Pattern A R 28h Calibration Pattern B R 3FH Reset W	04h         SDRAM Refresh Rate         R         TUF           05h         Basic Config-1         R           06h         Basic Config-2         R           07h         Basic Config-3         R           08h         Basic Config-4         R         I/O Wi           09h         Test Mode         W*1           0Ah         IO Calibration         W           0Bh TO 0Fh         Reserved         W           10h         PASR_Bank         W           11h         PASR_Seg         W           11h TO 17h         Reserved           0 31 are Non-Volatile Memory (NVM) specific mode regarded and pattern A         R           20h         Calibration Pattern A         R           28h         Calibration Pattern B         R	04h         SDRAM Refresh Rate         R         TUF           05h         Basic Config-1         R           06h         Basic Config-2         R           07h         Basic Config-3         R           08h         Basic Config-4         R         I/O Width           09h         Test Mode         W*1           0Ah         IO Calibration         W           0Bh TO 0Fh         Reserved         W           10h         PASR_Bank         W           11h         PASR_Seg         W           11h TO 17h         Reserved         W           20h         Calibration Pattern A         R           28h         Calibration Pattern B         R           3FH         Reset         W	04h         SDRAM Refresh Rate         R         TUF         (RF           05h         Basic Config-1         R         (RF           06h         Basic Config-2         R         (RF           07h         Basic Config-3         R         (RF           08h         Basic Config-4         R         I/O Width         (NF           09h         Test Mode         W*1         Vendor         (NF           0Ah         IO Calibration         W         CO         (NF           0Bh TO 0Fh         Reserved         W         CO         (NF           10h         PASR_Bank         W         W         (NF           11h         PASR_Seg         W         (NF         (NF           11h         PASR_Seg         W         (NF         (NF           20h         Calibration Pattern A         R         (NF         (NF           20h         Calibration Pattern B         R         (NF         (NF           28h         Calibration Pattern B         R         (NF         (	04h       SDRAM Refresh Rate       R       TUF       (RFU)         05h       Basic Config-1       R       Compa         06h       Basic Config-2       R       Revision         07h       Basic Config-3       R       Revision         08h       Basic Config-4       R       I/O Width       Den         09h       Test Mode       W*1       Vendor-Specin         0Ah       IO Calibration       W       Calibration         0Bh TO 0Fh       Reserved       (RF         10h       PASR_Bank       W       Bank         11h       PASR_Seg       W       Segment         11h TO 17h       Reserved       (RF       (RF         o 31 are Non-Volatile Memory (NVM) specific mode registers, which LPD       20h       Calibration Pattern A       R       Calibration         28h       Calibration Pattern B       R       Calibration         3FH       Reset       W       S	04h       SDRAM Refresh Rate       R       TUF       (RFU)         05h       Basic Config-1       R       Company ID         06h       Basic Config-2       R       Revision ID1         07h       Basic Config-3       R       Revision ID2         08h       Basic Config -4       R       I/O Width       Density         09h       Test Mode       W*1       Vendor-Specific Test         0Ah       IO Calibration       W       Calibration Cod         0Bh TO 0Fh       Reserved       (RFU)         10h       PASR_Bank       W       Bank Mask         11h       PASR_Seg       W       Segment Mask         11h TO 17h       Reserved       (RFU)         o 31 are Non-Volatile Memory (NVM) specific mode registers, which LPDDR2 do         20h       Calibration Pattern A       R       Calibration Pattern         28h       Calibration Pattern B       R       Calibration Pattern         3FH       Reset       W       X	04h       SDRAM Refresh Rate       R       TUF       (RFU)       Re         05h       Basic Config-1       R       Company ID         06h       Basic Config-2       R       Revision ID1         07h       Basic Config-3       R       Revision ID2         08h       Basic Config -4       R       I/O Width       Density         09h       Test Mode       W*1       Vendor-Specific Test Mode         0Ah       IO Calibration       W       Calibration Code         0Bh TO 0Fh       Reserved       (RFU)         10h       PASR_Bank       W       Bank Mask         11h       PASR_Seg       W       Segment Mask         11h TO 17h       Reserved       (RFU)         o 31 are Non-Volatile Memory (NVM) specific mode registers, which LPDDR2 does not         20h       Calibration Pattern A       R         28h       Calibration Pattern B       R         3FH       Reset       W       X	O4h SDRAM Refresh Rate R TUF (RFU) Refresh R O5h Basic Config-1 R Company ID O6h Basic Config-2 R Revision ID1 O7h Basic Config-3 R Revision ID2 O8h Basic Config-4 R I/O Width Density Ty O9h Test Mode W*1 Vendor-Specific Test Mode OAh IO Calibration W Calibration Code OBh TO OFh Reserved (RFU) 10h PASR_Bank W Bank Mask 11h PASR_Seg W Segment Mask 11h TO 17h Reserved (RFU) o 31 are Non-Volatile Memory (NVM) specific mode registers, which LPDDR2 does not have. 20h Calibration Pattern A R Calibration Pattern B 3FH Reset W ×	O4h SDRAM Refresh Rate R TUF (RFU) Refresh Rate  O5h Basic Config-1 R Company ID  O6h Basic Config-2 R Revision ID1  O7h Basic Config-3 R Revision ID2  O8h Basic Config-4 R I/O Width Density Type  O9h Test Mode W*1 Vendor-Specific Test Mode  OAh IO Calibration W Calibration Code  OBh TO OFh Reserved (RFU)  10h PASR_Bank W Bank Mask  11h PASR_Seg W Segment Mask  11h TO 17h Reserved (RFU)  o 31 are Non-Volatile Memory (NVM) specific mode registers, which LPDDR2 does not have.  20h Calibration Pattern A R Calibration Pattern A  28h Calibration Pattern B R Calibration Pattern B  3FH Reset W ×

MR No. 33 to 39, 41 to 62 and MR 64 to 255 are reserved. Note: MR9[5] is Fail Bit, and Read-Only.

Remarks: R = read-only

W = write-only

DAI = Device Auto-Initialization

DI = Device Information

nWR = Write Recovery for auto precharge

WC = Wrap Control


BT = Burst Type

BL = Burst Length


RL & WL = Read latency & Write latency

DS = Drive Strength


TUF = Temperature Update Flag




Note: Programmed value in nWR register is the number of clock cycles which determined when to start internal precharge operation for a write burst with AP enabled. It is determined by RU (tWR/tCK).









## Bank Activate Command [ACT]

The bank activate command is issued by holding /CS low, CA0 low, and CA1 high at the rising edge of the clock. The bank addresses BA0, 1 & 2 are used to select the desired bank. The row address R0 through R12 is used to determine which row to activate in the selected bank. The Bank Activate command must be applied before any read or write operation can be executed. Immediately after the Bank Active command, the LPDDR2 RAM can accept a read or write command on the following clock cycle at time tRCD after the activate command is sent. Once a bank has been activated it must be precharged before another bank activate command can be applied to the same bank. The bank active and precharge times are defined as tRAS and tRP, respectively. The minimum time interval between successive bank activate commands to the same bank is determined by the /RAS cycle time of the device (tRC). The minimum time interval between successive bank activate commands to the different bank is determined by (tRRD).

[See Figure 19 in JEDEC Standard No. 209-2E]



## Read and Write Access Modes

After a bank has been activated, a read or write cycle can be executed. This is accomplished by setting /CS low, CA0 high, and CA1 low at the rising edge of the clock. CA2r must also be defined at this time to determine whether the access cycle is a read operation (CA2r high) or a write operation (CA2r low).

The LPDDR2 RAM provides a fast column access operation. A single read or write command will initiate a serial read or write operation on successive clock cycles. The boundary of the burst cycle is strictly restricted to specific segments of the page length. For example, the 8M bits x 16 I/O x 8 banks chip has a page length of 16384 bits (defined by C1 to C11). The page length of 16384 is divided into 4096, 2048, or 1024 for 16 bits burst respectively. A 4 bits or 8 bits or 16 bits burst operation will occur entirely within one of the 4096, 2048, or 1024 groups beginning with the column address supplied to the device during the read or write command (C1 to C11). The second, third and fourth access will also occur within this group segment. However, the burst order is a function of the starting address, and the burst sequence.

A new burst access must not interrupt the previous 4 bits burst operation in case of BL = 4 setting. In case of BL = 8 and BL = 16 settings, reads may be interrupted by reads and writes may be interrupted by writes provided that this occurs on a 4 bits boundary. The minimum CAS to CAS delay is defined by tCCD.

## **Burst Mode Operation**

					Burst cycle number and burst address sequence																	
C3 (CA1f)	C2 (CA6r)	C1 (CA5r)	CO (0)	BL	ВТ	wc	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
×	×	0	0		any	Wrap	0	1	2	3												
×	×	1	0	4	ally	vviap	2	3	0	1												
×	×	×	0		any	NW <sup>*5</sup>	У	y+1	y+2	y+3												
×	0	0	0				0	1	2	3	4	5	6	7								
×	0	1	0		Soa		2	3	4	5	6	7	0	1								
×	1	0	0		Seq		4	5	6	7	0	1	2	3								
×	1	1	0	8		Wrap	6	7	0	1	2	3	4	5								
×	0	0	0		Int	wrap	0	1	2	3	4	5	6	7								
×	0	1	0				2	3	0	1	6	7	4	5								
×	1	0	0				4	5	6	7	0	1	2	3								
×	1	1	0				6	7	4	5	2	3	0	1								
0	0	0	0				0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
0	0	1	0				2	3	4	5	6	7	8	9	Α	В	C	D	Е	F	0	1
0	1	0	0				4	5	6	7	8	9	Α	В	С	D	Е	F	0	1	2	3
0	1	1	0	16	Sea	Wrap	6	7	8	9	Α	В	С	D	Е	F	0	1	2	3	4	5
1	0	0	0	10	Jeq	ννιαμ	8	9	Α	В	С	D	Е	F	0	1	2	3	4	5	6	7
1	0	1	0				Α	В	С	D	Е	F	0	1	2	3	4	5	6	7	8	9
1	1	0	0				C	D	Е	F	0	1	2	3	4	5	6	7	8	9	Α	В
1	1	1	0				Е	F	0	1	2	3	4	5	6	7	8	9	Α	В	С	D

Remarks: NW: no wrap. Int: interleaved. Seq: sequential. Any: sequential or interleaved.

C3 = CA1f. C2 = CA6r. C1 = Ca5r. C0=0.

## Notes:

- 1. C0 input is not present on CA bus. It is implied zero.
- 2. For BL = 4, the burst address represents C1 to C0.
- 3. For BL = 8, the burst address represents C2 to C0.
- 4. For BL = 16, the burst address represents C3 to C0.
- 5. Non-wrap, BL4, data-orders shown below are prohibited:

Not across full page boundary. (x16: 3FE, 3FF, 000, 001)

(x32: 1FE, 1FF, 000, 001)

Not across sub page boundary. (x16: 1FE, 1FF, 200, 201)



## **Burst Read Command [READ]**

The Burst Read command is initiated by having /CS low, CA0 high, CA1 low and CA2 high at the rising edge of the clock. The address inputs, CA6r to CA5r and CA1f to CA6f, determine the starting column address for the burst. The Read Latency (RL) is defined from the rising edge of the clock on which the read command is issued to the rising edge of the clock from which the tDQSCK delay is measured. The first valid datum is available RL + tDQSCK + tDQSQ after the rising edge of the clock where the read command is issued. The data strobe output (DQS) is driven low tRPRE before valid data (DQ) is driven onto the data bus.

The first bit of the burst is synchronized with the first rising edge of the data strobe (DQS). Each subsequent dataout appears on the DQ pin in phase with the DQS signal in a source synchronous manner. The RL is defined by mode register.

Pin timings are measured relative to the cross point of DQS and its complement, /DQS.

[See Figures 24, 25 in JEDEC Standard No. 209-2E]

[See Figure 33 in JEDEC Standard No. 209-2E]

The minimum time from the burst read command to the burst write command is defined by the Read Latency (RL) and the Burst Length (BL). Minimum read to write latency is RL + RU (tDQSCKmax/tCK) + BL/2 + 1 - WL. Note that if a read burst is interrupted with a Burst Terminate (BST) command, the effective BL of the interrupted read burst should be used to calculate the minimum read to write latency.

## [See Figure 35 in JEDEC Standard No. 209-2E]

The seamless burst read operation is supported by enabling a read command at every other clock for BL = 4 operation, every 4 clocks for BL = 8 operation, and every 8 clocks for BL = 16 operation. This operation is allowed regardless of whether the same or different banks as long as the banks are activated.

Burst read can only be interrupted by another read with 4 bits burst boundary.

## [See Figure 37 in JEDEC Standard No. 209-2E]

#### Notes:

Read burst interrupt function is only allowed on burst of 8 and 16.

Read burst interrupt may only occur on even clocks after the previous read commands provided that tCCD is met.

Reads can only be interrupted by other reads or the BST command.

Read burst interruption is allowed to any bank inside SDRAM.

Read burst with auto precharge is not allowed to be interrupted.

The effective burst length of the first read equals two times the number of clock cycles between the first read and the interrupting read.

#### **Burst Write Command [WRIT]**

The Burst Write command is initiated by having /CS low, CA0 high, CA1 low and CA2 low at the rising edge of the clock. The address inputs determine the starting column address. The first valid datum is available Write Latency (WL) cycles + tDQSS from the rising edge of the clock from which the Write command is driven. A data strobe signal (DQS) should be driven low (preamble) nominally half clock prior to the data input. The first data bit of the burst cycle must be applied to the DQ pins tDS prior to the first rising edge of the DQS following the preamble. The subsequent burst bit data are sampled on successive edges of the DQS until the burst length is completed, which is 4, 8 or 16 bit burst.

tWR must be satisfied before a precharge command to the same bank may be issued after a burst write operation. Pin timings are measured relative to the crossing point of DQS and its complement, /DQS.

[See Figure 42 in JEDEC Standard No. 209-2E]

[See Figure 45 in JEDEC Standard No. 209-2E]

Rev. 1.5 Apr. 18, 2023



The minimum number of clocks from the burst write command to the burst read command for any bank is [WL + 1 + BL/2 + RU (tWTR/tCK)]. If a write burst is interrupted with a Burst Terminate (BST) command, the effective BL of the interrupted write burst should be used to calculate the minimum write to read latency.

## [See Figure 47 in JEDEC Standard No. 209-2E]

The seamless burst write operation is supported by enabling a write command every other clock for BL = 4 operation, every four clocks for BL = 8 operation, or every eight clocks for BL = 16 operation. This operation is allowed regardless of same or different banks as long as the banks are activated.

Burst write can only be interrupted by another write with 4 bits burst boundary, provided that tCCD is met.

## [See Figure 49 in JEDEC Standard No. 209-2E]

#### Notes:

Write burst interrupt function is only allowed on burst of 8 and 16.

Write burst interrupt may only occur on even clocks after the previous write commands, provided that tCCD is met.

Writes can only be interrupted by other writes or the BST command.

Write burst interruption is allowed to any bank inside SDRAM.

Write burst with auto precharge is not allowed to be interrupted.

#### Write Data Mask

One write data mask (DM) pin for each 8 data bits (DQ) will be supported on LPDDR2 RAM.

DM can mask input data. By setting DM to low, data can be written. When DM is set to high, the corresponding data is not written, and the previous data is held.

The latency between DM input and enabling/disabling mask function is 0.

[See Figure 57 in JEDEC Standard No. 209-2E]

## Precharge Command [PRE]

The precharge command is used to precharge or close a bank that has been activated. The precharge command is initiated by having /CS low, CA0 high, CA1 high, CA2 low, and CA3 high at the rising edge of the clock. The precharge command can be used to precharge each bank independently or all banks simultaneously. Three address bits CA7r, CA8r and CA9r are used to define which bank to precharge when the command is issued.

CA4r	CA7r	CA8r	CA9r	Precharged bank(s)
L	L	L	L	Bank 0 only
L	Н	L	L	Bank 1 only
L	L	Н	L	Bank 2 only
L	Н	Н	L	Bank 3 only
L	L	L	Н	Bank 4 only
L	Н	L	Н	Bank 5 only
L	L	Н	Н	Bank 6 only
L	Н	Н	Н	Bank 7 only
Н	×	×	×	All banks

Remark:  $H = V_{IH}$ ,  $L = V_{IL}$ ,  $\times = V_{IH}$  or  $V_{IL}$ 



#### Burst Read Operation Followed by Precharge

For the earliest possible precharge, the precharge command may be issued on the rising edge of clock BL/2 clocks after a read command. A new bank active (command) may be issued to the same bank after the RAS precharge time (tRP). A precharge command cannot be issued until tRAS is satisfied.

The minimum read to precharge spacing has also to satisfy a minimum analog time from the rising clock edge that initiates the last 4n prefretch of a read to precharge command. This time is called tRTP (Read to Precharge).

[See Figure 64 in JEDEC Standard No. 209-2E]

#### Burst Write Operation Followed by Precharge

For write cycles, a delay must be satisfied from the completion of the last burst write cycle until the precharge command can be issued. This delay is known as a write recovery time (tWR) referenced from the completion of the burst write to the precharge command. No precharge command should be issued prior to the tWR delay. Minimum Write to Precharge command spacing to the same bank is WL + BL/2 + RU (tWR/tCK) clock cycles. If the data burst is interrupted with a BST command, the effective BL shall be used to calculate the minimum Write to Precharge spacing.

[See Figure 67 in JEDEC Standard No. 209-2E]

#### **Auto Precharge Operation**

Before a new row in an active bank can be opened, the active bank must be precharged using either the precharge command or the auto precharge function. When a read or a write command is given to the LPDDR2 RAM, the AP bit (CAOf) may be set to allow the active bank to automatically begin precharge at the earliest possible moment during the burst read or write cycle. If AP is low when the read or write command is issued, then normal read or write burst operation is executed and the bank remains active at the completion of the burst sequence. If AP is high when the read or write command is issued, then the auto precharge function is engaged. During auto precharge on the rising edge which is Read Latency (RL) clock cycles before the end of the read burst.

Auto precharge can also be implemented during Write commands. The precharge operation engaged by the Auto precharge command will not begin until the last data of the burst write sequence is properly stored in the memory array.

This feature allows the precharge operation to be partially or completely hidden during burst read cycles (dependent upon Read latency) thus improving system performance for random data access.

#### Burst Read with Auto Precharge

If AP (CAOf) is high when a read command is issued, the read with auto precharge function is engaged. The LPDDR2 RAM starts an auto precharge operation on the rising edge of the clock BL/2 or RU (tRTP/tCK) cycles later than the read with AP command.

A new bank active (command) may be issued to the same bank if the following two conditions are satisfied simultaneously.

The /RAS precharge time (tRP) has been satisfied from the clock at which the auto precharge begins. The /RAS cycle time (tRC) from the previous bank activation has been satisfied.

[See Figure 68 in JEDEC Standard No. 209-2E]

## Burst Write with Auto Precharge

If AP (CAOf) is high when a write command is issued, the write with auto precharge function is engaged. The LPDDR2 RAM starts with an auto precharge operation on the rising edge of which is tWR cycles after the completion of the burst write.

A new bank activate (command) may be issued to the same bank if the following two conditions are satisfied simultaneously.



The data-in to bank activate delay time (tWR + tRP) has been satisfied. The /RAS cycle time (tRC) from the previous bank activation has been satisfied.

## [See Figure 70 in JEDEC Standard No. 209-2E]

The LPDDR2 RAM supports the concurrent auto precharge feature, a read with auto precharge enabled, or a write with auto precharge enabled, may be followed by any column command to the other banks, as long as that command does not interrupt the read or write data transfer, and all other related limitations apply. (E.G. Conflict between READ data and WRITE data must be avoided.)

The minimum delay from a read or write command with auto precharge enabled, to a command to a different bank, is summarized below.

From command	To command (different bank, non- interrupting command)	Minimum delay (concurrent AP supported)	Units
	Read or Read w/ AP	BL/2	tCK
Read w/ AP	Write or Write w/ AP	(BL/2) + 2	tCK
	Precharge or Activate	1	tCK
	Read or Read w/ AP	WL + (BL/2) + tWTR	tCK
Write w/ AP	Write or Write w/ AP	BL/2	tCK
	Precharge or Activate	1	tCK

The minimum delay from the read, write and precharge command to the precharge command to the same bank is summarized below.

From Command	To Command	Minimum delay between "From Command" to "To Command"	Units	Notes
Read	Precharge (to same bank as Read)	(BL/2) + Max (2, RU (tRTP/tCK)) -2	tCK	1
Read	Precharge all	(BL/2) + Max (2, RU (tRTP/tCK)) -2	tCK	1
Read w/ AP	Precharge (to same bank as Read w/ AP)	(BL/2) + Max (2, RU (tRTP/tCK)) -2	tCK	1
Redu W/ AP	Precharge all	(BL/2) + Max (2, RU (tRTP/tCK)) -2	tCK	1
Write	Precharge (to same bank as Write)	WL + (BL/2) + tWTR	tCK	1
write	Precharge all	WL + (BL/2) + tWTR	tCK	1
Mrito w/ AD	Precharge (to same bank as Write w/ AP)	WL + (BL/2) + tWTR	tCK	1
Write w/ AP	Precharge all	WL + (BL/2) + tWTR	tCK	1
Drasharga	Precharge (to same bank as precharge)	1	tCK	1
Precharge	Precharge all	1	tCK	1
Precharge All	Precharge	1	tCK	1
Frecharge All	Precharge all	1	tCK	1

#### Notes:

1. For a given bank, the precharge period should be counted from the latest precharge command, either one bank precharge or precharge all, issued to that bank. The precharge period is satisfied after tRP depending on the latest precharge command issued to that bank.

## The Burst Terminate [BST]

The Burst Terminate (BST) command is initiated by having /CS low, CA0 high, CA1 high, CA2 low, and CA3 low at the rising edge of clock. The 4n prefetch architecture allows the BST command to be asserted on an even number of clock cycles after a write or read command. The BST command only affects the most recent read or write command. The latency of the BST command following a read command is equal to the Read Latency (RL). The latency of the BST command following a Write command is equal to the Write Latency (WL). Therefore, the effective burst length of a Read or Write command interrupted by a BST command is an integer multiple of 4 and is defined as follows:



Effective BL = 2 × {Number of clocks from the read or write command to the BST command}

#### [See Figure 54 in JEDEC Standard No. 209-2E]

Burst Terminate interrupts the burst RL cycles after the BST command for reads. BST can only be issued an even number of clocks after the read command.

## [See Figure 53 in JEDEC Standard No. 209-2E]

Burst Terminate interrupts the burst WL cycles after the BST command for writes. BST can only be issued an even number of clocks after the write command.

### Refresh Command [REF]

The Refresh command is initiated by having /CS low, CA0 low, CA1 low, and CA2 high at the rising edge of clock. All Bank Refresh is initiated by having CA3 high at the rising edge of clock.

For All Bank Refresh, all banks of the LPDDR2 RAM must be precharged and idle for a minimum of the Precharge time (tRP) before the Refresh command (REF) can be applied. An address counter, internal to the device, supplies the bank address during the refresh cycle. No control of the external address bus is required once this cycle has started. When the All Bank refresh cycle has completed, all banks of the LPDDR2 RAM will be in the precharged (idle) state. A delay between the Refresh Command (REF) and the next Activate command or subsequent Refresh command must be greater than or equal to the Refresh cycle time (tRFC).

To allow for improved efficiency in scheduling and switching between tasks, some flexibility in the absolute refresh interval is provided. A maximum of eight Refresh commands can be posted to any given LPDDR2 RAM SDRAM, meaning that the maximum absolute interval between any Refresh command and the next Refresh command is 9 × tREFI.

[See Figures 76, 77 in JEDEC Standard No. 209-2E]

## Self-Refresh [SELF]

The self-refresh command can be used to retain data in the LPDDR2 RAM, even if the rest of the system is powered down. When in the self-refresh mode, the LPDDR2 RAM retains data without external clocking. The LPDDR2 RAM device has a built-in timer to accommodate self-refresh operation. The self-refresh command is defined by having CKE low, /CS low, CA0 low, CA1 low, and CA2 high at the rising edge of the clock. CKE must be high during the previous clock cycle. Once the command is registered, CKE must be held low to keep the device in self-refresh model. Once the LPDDR2 RAM has entered self refresh mode, all of the external signals except CKE, are "don't care". For proper self-refresh operation, all power supply pins ( $V_{DD1}$ ,  $V_{DD2}$ ,  $V_{DDQ}$  and  $V_{REF}$ ) must be at valid levels. The SDRAM initiates a minimum of one refresh command internally within tCKE period once it enters self-refresh mode. The clock is internally disabled during self-refresh operation to save power. The minimum time that the LPDDR2 RAM must remain in self-refresh mode is tCKE. The user may change the external clock frequency or halt the external clock one clock after self-refresh entry is registered; however, the clock must be restarted and stable before the device can exit self-refresh operation.

The use of self-refresh mode introduces the possibility that an internally timed refresh event can be missed when CKE is raised for exit from self-refresh mode. Upon exit from self-refresh, the LPDDR2 RAM requires a minimum of one extra auto refresh command before it is put back into self-refresh mode.

#### [See Figure 78 in JEDEC Standard No. 209-2E]

Note: Device must be in the "All banks idle" state prior to entering self refresh mode.

## **Mode Register Read Command**

The mode register read command is used to read configuration and status data from mode registers. The mode register read (MRR) command is initiated by having /CS low, CA0 low, CA1 low, CA2 low, and CA3 high at the rising edge of the clock. The



mode register is selected by {CA1f to CA0f, CA9r to CA4r}. The mode register contents are available on the first data beat of DQ0 to DQ7, RL + tDQSCK + tDQSQ after the rising edge of the clock where the mode register read command is issued. Subsequent data beats contain valid, but undefined content. The MRR command has a burst length of four. The MRR command may not be interrupted by the BST command, MRR command or any other read command. The MRR command period (tMRR) is 2 clocks.

## [See Figure 79 in JEDEC Standard No. 209-2E]

#### Notes:

Mode register read has a burst length of four.

Mode register read may not be interrupted by subsequent read, MRR, or BST command.

Mode register data is valid only on DQ0 to DQ7 on the first beat. Subsequent beats contain valid, but undefined data. The mode register read command period (tMRR) is 2 clocks. No command (other than NOP or DESL) is allowed during this period.

#### Mode Register Write Command

The mode register write command is used to write configuration data to mode registers. The mode register write (MRW) command is initiated by having /CS low, CA0 low, CA1 low, CA2 low, and CA3 low at the rising edge of the clock. The mode register is selected by {CA1f to CA0f, CA9r to CA4r}. The data to be written to the mode register is contained in CA9f to CA3f. The MRW command period is defined by tMRW.

The MRW may only be issued when all banks are in the idle pre-charge state or to issue a reset command.

The MRW command is also used to initiate the reset command. The reset command is allowed in both the Idle and row active states as well as the power on Initialization sequence and brings the device to the tRESET ( $t_{\text{INIT4}}$ ) state in the power on Initialization sequence.

#### [[See Figure 84 in JEDEC Standard No. 209-2E]

Note: The mode register write command period (tMRW) is 5 clocks. No command (other than NOP or DESL) is allowed during this period.

## Power-Down [PDEN]

Power-down is synchronously entered when CKE is registered low and /CS high at the rising edge of clock. CKE is not allowed to go low while mode register read or write operations are in progress. CKE is allowed to go low while any of other operations such as row activation, precharge or auto precharge, or auto-refresh is in progress, but power-down IDD spec will not be applied until finishing those operations. Timing diagrams are shown in the following pages with details for entry into power-down.

If power-down occurs when all banks are idle, this mode is referred to as precharge power-down; if power-down occurs when there is a row active in any bank, this mode is referred to as active power-down. Entering power-down deactivates the input and output buffers, excluding CK, /CK and CKE. In power-down mode, CKE low must be maintained at the inputs should be in a valid state but all other input signals are "Don't Care". CKE low must be maintained until tCKE has been satisfied. Maximum power-down duration is limited by the refresh requirements of the device, which allows a maximum of 9 tREFI if maximum posting of REF is utilized immediately before entering power-down.

The power-down state is synchronously exited when CKE is registered high (along with a NOP or deselect command). CKE high must be maintained until tCKE has been satisfied.

## [See Figure 91 in JEDEC Standard No. 209-2E]

The pattern shown below can repeat over a long period of time. With this pattern, LPDDR2 RAM guarantees all AC and DC timing, voltage specifications with temperature and voltage drift.



[See Figure 93 in JEDEC Standard No. 209-2E]

[See Figure 95 in JEDEC Standard No. 209-2E]

[See Figure 96 in JEDEC Standard No. 209-2E]

[See Figure 97 in JEDEC Standard No. 209-2E]

[See Figure 99 in JEDEC Standard No. 209-2E]

[See Figure 100 in JEDEC Standard No. 209-2E]

[See Figure 101 in JEDEC Standard No. 209-2E]

[See Figure 102 in JEDEC Standard No. 209-2E]

[[See Figure 103 in JEDEC Standard No. 209-2E]

[See Figure 104 in JEDEC Standard No. 209-2E]

#### Deep Power-Down [DPDEN]

Deep power-down is synchronously entered when CKE is registered low with /CS low, CA0 high, CA1 high, and CA2 low at the rising edge of clock. In deep power-down mode, all input buffers except CKE, all output buffers, and the power to the array will be disabled. The contents of the SDRAM will be lost upon entry into deep power-down mode.

The deep power-down state is asynchronously exited when CKE is registered high with a stable clock input. The SDRAM must be fully re-initialized as described in the Power up initialization Sequence. The SDRAM is ready for normal operation after the initialization sequence.

[See Figure 105 in JEDEC Standard No. 209-2E]

## Input Clock Stop and Frequency Change during Power-Down

LPDDR2 RAM input clock frequency can be changed under following conditions:

LPDDR2 RAM is in power down mode.

CKE must be at logic low level.

A minimum of 2 clocks must be waited after CKE goes low before clock frequency may change

In order to reduce power, the input clock may be stopped during power down. When exiting power down, the clock must be stable prior to CKE going high.

SDRAM input clock frequency is allowed to change only within minimum and maximum operating frequency specified for the particular speed grade. During input clock frequency change, CKE must be held at stable low levels. Once input clock frequency is changed, stable new clocks must be provided to SDRAM before precharge power down may be exited. Depending on new clock frequency an additional MRW command may need to be issued to appropriately set the WR, RL and so on.

[See Figure 91 in JEDEC Standard No. 209-2E]

## Clock Stop

Stopping the clocks during idle periods is an effective way of reducing power consumption. In addition to clock stop during power-down states, LPDDR2 RAM also supports clock stop under the following conditions:

The last command (activate, read, write, precharge, mode register write, mode register read, refresh) has executed to completion, including any data-out during read bursts; the number of clock pulses per access command depends on the device's AC timing parameters and the clock frequency.



The related timing conditions (tRCD, tWR, tRP, tMRR, tMRW, etc.) have been met. CKE is held high.

When the above conditions have been met, the device is either in "idle state" or "row active" state and clock stop mode may be entered with CK held low and /CK held high.

Clock stop mode is exited by restarting the clock. At least one NOP command must be issued before the next command may be applied. Additional clock pulses might be required depending on the system characteristics.

[See Figure 91 in JEDEC Standard No. 209-2E]

## No Operation Command [NOP]

The no operation command (NOP) should be used in cases when the LPDDR2 RAM is in an idle or a wait state. The purpose of the no operation command is to prevent the LPDDR2 RAM from registering any unwanted commands between operations. NOP command is holding /CS low, CAO high, CA1 high, and CA2 high at the rising edge of the clock. NOP command will not terminate a previous operation that is still executing, such as a burst read or write cycle.

## Deselect Command [DESL]

The deselect command (DESL) performs the same function as a no operation command. DESL command occurs when /CS is brought high at the rising edge of the clock.



Chai	nge History		
Rev.#	Who	When	What
0.0	Conan	2017-07-14	Initial Version
0.1	Conan	2017-07-20	updated IDD #s
0.2	HCLIN	2017-08-22	Updated temperature grade, added ordering information & package detail
0.3	Jecy	2017-12-18	Added operating junction temperature for KGD products
0.4	Jecy	2018-04-09	Updated ball assignment of 134b package
0.5	Jecy	2018-04-24	Updated tREFI specification
0.6	Lance	2018-07-07	modify temperature grade code of PN from XT to X
0.7	Lance	2018-07-23	modify idd spec
0.8	David	2019-06-13	add the current under 45 degree in section 2.6
1.1	Jacky	2020-02-19	1.modify from X16 v0.8 file: AD12 1Gb F-X LPDDR2 (v0.8 prelim).doc
			<ul><li>2.Add information about X32.</li><li>3.Add Package Ball Assignment and Package Outline Drawing.</li><li>4.Add Bare die and X32 Part Number.</li></ul>
1.1a	Jacky	2020-04-27	1.Modify MR4's access of Mode Register Assignment from W to R. 2.Modify bit[4] tested Die of MR9 to Reserved.
1.1b	Jacky	2020-05-13	1.Added Power-off Sequence description.
1.2	Jacky	2020-10-21	1.Added X32 information on Specifications
1.2a	Jacky	2021-07-21	Revised temperature range VS part number
1.2b	Jacky	2021-09-07	<ul> <li>1.Revised part number by BD suggestions to promote</li> <li>2.Remove X16 part number, do not promote</li> <li>3.by DV comment:</li> <li>revised Average refresh period: 7.8uS @ &lt; 85°C, 1.95uS @ &lt; 105°C</li> </ul>
1.3	lan	2021-12-23	Remove VDDCA & VSSCA description revised typo "inputsa" to "inputs"
1.4	Alan	2022-08-12	Remove x16 information, words of organization, 45 degree retention current, 533Mhz AC characteristics Revise 8 bits to 4n for prefetch, naming decoder, read/write command operation CA7, add note number, burst read/write command description, precharge command description
1.5	Wayne	2023-04-18	add Per-bank Refresh only support BL4 and modified typo