

---

## Double-Data-Rate QPI PSRAM

---

### Specifications

- Single Supply Voltage:
  - $V_{DD} = 1.62$  to  $1.98V$
- Interface: QPI (quad peripheral interface)
- Performance: Clock rate up to 166MHz
- Organization: 128Mb, 16M x 8bits
- Addressable Bit Range: A[23:0]  
(array accesses must start on EVEN addresses only, e.g., A[0]=0)
- Page Size: 2048 bytes
- Refresh: Self-managed
- Operating temperature range
  - $T_{OPER} = -40^{\circ}C$  to  $+85^{\circ}C$  (standard range)\*
  - $T_{OPER} = -40^{\circ}C$  to  $+105^{\circ}C$  (extended range)\*
- Maximum Standby Current:
  - $590\mu A$  @  $105^{\circ}C$
  - $420\mu A$  @  $85^{\circ}C$
- Halfsleep™ Mode with data retained:
  - $19.5\mu A$  @  $25^{\circ}C$

### Features

- 50, 100 & 200Ω Configurable Output Drive Strength LVCMOS.
- Register configurable wrap lengths of 16,32,64 and 2048.
- Software reset.
- Data mask (DM) for write operation
- Data strobe (DQS) for high speed read operation
- **Ultra Low Power Halfsleep™ Mode** with data retention.

## Table of Contents

### 1 Table of Contents

1	Table of Contents.....	2
2	Introduction .....	4
3	Package Information .....	5
4	Package Outline Drawing.....	6
5	Ordering Information.....	7
6	Signal Table .....	8
7	Block Diagram .....	9
8	Power-Up Initialization .....	10
9	Interface Description .....	11
9.1	Address Space.....	11
9.2	Page Length.....	11
9.3	Drive Strength.....	11
9.4	Power-on Status.....	11
10	Mode Register Definition.....	11
11	Command/Address Latching Truth Table .....	13
11.1	Command Termination .....	14
12	Halfsleep™ mode Operation .....	16
13	Mode Register Operations.....	17
13.1	QPI MR Read Operation.....	17
13.2	QPI MR Write Operation.....	17
14	Memory Operations.....	18
14.1	QPI Read Operations.....	18
14.2	QPI Write Operation(s) .....	19
15	Reset Operation .....	20
16	Input/Output Timing.....	21
17	Electrical Specifications: .....	22
17.1	Absolute Maximum Ratings.....	22
17.2	Input Signal Overshoot .....	22

---

17.3	Pin Capacitance.....	23
17.4	Decoupling Capacitor Requirement.....	23
17.4.1	Low ESR cap C1: .....	23
17.4.2	Large cap C2:.....	23
17.5	Operating Conditions.....	24
17.6	DC Characteristics .....	25
17.7	AC Characteristics .....	26
18	Change Log.....	27


## 2 Introduction

This Pseudo-SRAM device features a high speed, low pin count interface. It has 4 DDR I/O pins and operates in QPI (quad peripheral interface) mode with frequencies up to 166 MHz. The data input (A/DQ) to the memory relies on clock (CLK) to latch all instructions, addresses and data. It is most suitable for low-power and low cost portable applications. It incorporates a seamless self-managed refresh mechanism. Hence it does not require the support of DRAM refresh from system host. The self-refresh feature is a special design to maximize performance of memory read operation.

### 3 Package Information


The APS12804O-DQX-BA is available in mini-BGA 24B package 6 x 8 x 1.2mm, ball pitch 1.0mm, ball size 0.4mm package code(BA) .

- Ball Assignment for MINI-BGA 24B



(6x8x1.2mm)(P1.0)(B0.4)

### 4 Package Outline Drawing




## 5 Ordering Information

Table 1: Ordering Information

Part Number	IO	Temperature Range	Max Frequency	Note
APS12804O-DQ	X4	T <sub>j</sub> =-40°C to +85°C	166 MHz	Bare die, SIP
APS12804O-DQX	X4	T <sub>j</sub> =-40°C to +105°C	166 MHz	Bare die, SIP
APS12804O-DQX-BA	X4	T <sub>c</sub> =-40°C to +105°C	166 MHz	BGA 24B (only for validation purpose)

### IOT\_SQPI\_PN rule



## 6 Signal Table


All signals are listed in Table 2.

**Table 2: Signals Table**

<i>Symbol</i>	<i>Type</i>	<i>Description</i>	<i>Comments</i>
V <sub>DD</sub>	Power	Core & IO supply 1.8V	
V <sub>SS</sub>	Ground	Core& IO supply ground	
CE#	Input	Chip select, active low, When CE#=1 chip is in standby	
SIO[0]	IO	IO[0]	
SIO[1]	IO	IO[1]	
SIO[2]	IO	IO[2]	
SIO[3]	IO	IO[3]	
DQS/DM	IO	Data mask during memory writes, DQS during memory reads	DM function can be disabled via MR0[7]
CLK	Input	Clock signal	



## 7 Block Diagram



## 8 Power-Up Initialization

QPI products include an on-chip voltage sensor used to start the self-initialization process. When  $V_{DD}$  reaches a stable level at or above minimum  $V_{DD}$ , the device will require  $150\mu s$  and user-issued RESET Operation to complete its self-initialization. From the beginning of power ramp to the end of the  $150\mu s$  period, CLK should remain LOW, CE# should remain HIGH (track  $V_{DD}$  within 200mV) and SI/SO/SIO[3:0] should remain LOW.

After the Device Reset  $t_{RST} \geq 50ns$  period the device is ready for normal operation.




Figure 1. Power-Up Initialization Timing

## 9 Interface Description

### 9.1 Address Space

QPI PSRAM device is byte-addressable. 128M device is addressed with A[23:0].

### 9.2 Page Length

Read and write operations have a page size of 2048 bytes.

### 9.3 Drive Strength

The device powers up in 50Ω.

### 9.4 Power-on Status

The device powers up in DDR QPI Mode. It is required to have CE# high before beginning any operations.

## 10 Mode Register Definition

Table 3: Mode Register Table

MR No.	MA[3:0]	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
0	`h0	R/W	DM	Wrap		Latency			DQ Zout	

Table 4: Data Mask Config MR0[7]

Data Mask (DM)	
MR0[7]	DM function
0 (default)	ON
1	OFF

Table 5: Wrap Codes MR0[6:5]

Wrap Burst Settings	
MR0[6:5]	Wrapped Length
00	16
01	32
10	64
11 (default)	2048 (page size)

**Table 6: Latency Configuration Codes MR0[4:2]**

<i>Latency Codes (LC)</i>			<i>Max Input CLK Freq (MHz)</i>	
<i>MR0[4:2]</i>	<i>Write Latency (LC)</i>	<i>Read Latency (LC+1)</i>	<i>Standard</i>	<i>Extended</i>
010	2	3	84	84
011	3	4	104	104
100 (default)	4	5	133	133
101	5	6	166	166
others	reserved	-	-	-

**Table 7: DQ Output Drive Strength Codes MR0[1:0]**

<i>DQ Output Drive Strength</i>	
<i>MR0[1:0]</i>	<i>Impedance</i>
00 (default)	50Ω
01	100Ω
10	200Ω
others	reserved

## 11 Command/Address Latching Truth Table

The device recognizes the following commands.

<b>Command</b>	<b>Code</b>	<b>Cmd</b>	<b>Addr</b>	<b>Wait Cycle</b>	<b>DIO</b>	<b>Max Freq.</b>
Wrapped Read	'h8B	Q	Q	LC+1	Q	166
Wrapped Write	'h82	Q	Q	LC	Q	166
Mode Register Read	'hB5	Q	Q	LC+1	Q	166
Mode Register Write	'hB1	Q	Q	0	Q	166
Reset Enable	'h66	Q	-	-	-	166
Reset	'h99	Q	-	-	-	166
Halfsleep™ Entry	'hC0	Q	-	-	-	166

Remark: Q = Quad IO; Command cycles are SDR, Address and Data cycles are DDR, Fmax 166MHz

### 11.1 Command Termination

All Reads & Writes must be completed by raising CE# high immediately afterwards in order to terminate the active read/write wordline and set the device into standby. Not doing so will block internal refresh operations and cause memory failure. For write operations sufficient  $t_{CHD}$  will ensure final write data is latched and written, while  $t_{CSP2}$  ensures no extra writes occurs once CE is HIGH.




Figure 2: Write Command Termination (no CLK during CE high)





Figure 3: Write Command Termination (CLK during CE high)

For a memory controller to correctly latch the last piece of data prior to read termination, it is recommended to provide a longer CE# hold time ( $t_{CHD} + t_{HZ} > t_{DQSK}$ ) for a sufficient data window.



**Figure 4: Read Command Termination**

## 12 Halfsleep™ mode Operation

Halfsleep™ Mode is a feature which puts the device in an ultra-low power state, while the stored data is retained. Halfsleep™ Mode Entry can be entered by issuing a command 'hC0. CE# going high initiates the Halfsleep™ mode and must be maintained for the minimum duration of 'HS. The Halfsleep™ Entry command sequences are shown below.




Figure 5: QPI Halfsleep™ Entry 'hC0.

Halfsleep™ Exit is initiated by a low pulsed CE#. Afterwards, CE# can be held high with or without clock toggling until the first operation begins (observing minimum tXHS).




Figure 6: Halfsleep™ Exit



## 13 Mode Register Operations

### 13.1 QPI MR Read Operation

For all reads, MR data will be available  $t_{DQSCK}$  after the falling edge of CLK.




Figure 7: QPI MR Read 'hB5 (Latency Code 2 shown)

### 13.2 QPI MR Write Operation




Figure 8: QPI MR Write 'hB1

## 14 Memory Operations

Write and read operations must start on even addresses (e.g., A[0]=0) only. Minimum read or write length is 1 byte.

Note that for DM disabled devices (MR0[7]=1) the Host will still need to disable their DQS input buffer outside of array read operations since the memory device will only drive DQS pin during array read data cycles.

### 14.1 QPI Read Operations

For all reads, data will be available  $t_{DQSCK}$  after the falling edge of CLK.

QPI Reads can be done by issuing the command 'h8B.




Figure 9: QPI Read 'h8B (Latency Code 2 shown)

### 14.2 QPI Write Operation(s)

QPI Writes can be done by issuing the command 'h82: Masking only applicable when MR0[7]=0.





Figure 10: QPI Write 'h82 (Latency Code 2 shown)

### 15 Reset Operation

The Reset operation is used to puts the device back to its default mode after power-up. This is a 2-step operation which consists of two commands: Reset-Enable (RSTEN) and Reset(RST).



**Figure 11: QPI Reset**

Reset command has to immediately follow the Reset-Enable command in order for reset operation to take effect. Any command other than the Reset command after the Reset-Enable command will cause the device to exit Reset-Enable state and abandon reset operation.

### 16 Input/Output Timing




Figure 12: Input Timing




Figure 13: Output Timing

## 17 Electrical Specifications:

### 17.1 Absolute Maximum Ratings

Table 8: Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit	Notes
Voltage to any ball except $V_{DD}$ relative to $V_{SS}$	$V_T$	-0.4 to $V_{DD}/+0.4$	V	
Voltage on $V_{DD}$ supply relative to $V_{SS}$	$V_{DD}$	-0.4 to +2.45	V	
Storage Temperature	$T_{STG}$	-55 to +150	°C	1

Notes 1: Storage temperature refers to the case surface temperature on the center/top side of the PSRAM.

#### Caution:

Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

### 17.2 Input Signal Overshoot

During DC conditions, input or I/O signals should remain equal to or between  $V_{SS}$  and  $V_{DD}$ . During voltage transitions, inputs or I/Os may negative overshoot  $V_{SS}$  to -1.0V or positive overshoot to  $V_{DD} + 1.0V$ , for periods up to 20 ns.




Figure 14 Maximum Negative Overshoot Waveform




Figure 15 Maximum Positive Overshoot Waveform

### 17.3 Pin Capacitance

**Table 9: Bare Die Pin Capacitance**

Parameter	Symbol	Min	Max	Unit	Notes
Input Pin Capacitance	CIN		2	pF	VIN=0V
Output Pin Capacitance	COUT		3	pF	VOUT=0V

Note: spec'd at 25°C.

**Table 10: Package Pin Capacitance**

Parameter	Symbol	Min	Max	Unit	Notes
Input Pin Capacitance	CIN		6	pF	VIN=0V
Output Pin Capacitance	COUT		8	pF	VOUT=0V

Note: spec'd at 25°C.


**Table 11: Load Capacitance**

Parameter	Symbol	Min	Max	Unit	Notes
Load Capacitance	C <sub>L</sub>		15	pF	

Note: System C<sub>L</sub> for the use of package

### 17.4 Decoupling Capacitor Requirement

System designers need to take care of power integrity considering voltage regulator response and the memory peak currents/usage modes.



#### 17.4.1 Low ESR cap C1:

It is recommended to place a low ESR decoupling capacitor of  $\leq 1\mu\text{F}$  close to the device to absorb transient peaks.

#### 17.4.2 Large cap C2:

Though Halfsleep™ average current is small (less than  $100\mu\text{A}$ ), its peak current from internal periodical burst refresh can reach up to the level of 25mA. The peak current duration can last for few tens of microseconds. During this period if the system regulator cannot supply such large peaks, it is important to place a  $4.7\mu\text{F}$ - $10\mu\text{F}$  cap to cover the burst refresh current demand and replenish the cap before the next burst of refresh.

If needed, contact AP Memory for further decoupling solution assistance.

### 17.5 Operating Conditions

Table 12: Operating Characteristics

<i>Parameter</i>	<i>Min</i>	<i>Max</i>	<i>Unit</i>	<i>Notes</i>
Operating Temperature (extended)	-40	105	°C	
Operating Temperature (standard)	-40	85	°C	



## 17.6 DC Characteristics

**Table 13: DC Characteristics**

<i>Symbol</i>	<i>Parameter</i>	<i>Min</i>	<i>Max</i>	<i>Unit</i>	<i>Notes</i>
V <sub>DD</sub>	Supply Voltage	1.62	1.98	V	
V <sub>IH</sub>	Input high voltage	V <sub>DD</sub> -0.4	V <sub>DD</sub> +0.2	V	
V <sub>IL</sub>	Input low voltage	-0.2	0.4	V	
V <sub>OH</sub>	Output high voltage (I <sub>OH</sub> =-0.2mA)	0.8 V <sub>DD</sub>		V	
V <sub>OL</sub>	Output low voltage (I <sub>OL</sub> =+0.2mA)		0.2 V <sub>DD</sub>	V	
I <sub>LI</sub>	Input leakage current		1	μA	
I <sub>LO</sub>	Output leakage current		1	μA	
I <sub>CC</sub>	Read/Write (166Mhz)		15	mA	1,2
I <sub>CC</sub>	Read/Write (133Mhz)		13	mA	1,2
I <sub>CC</sub>	Read/Write (66Mhz)		8	mA	1,2
ISB <sub>EXT</sub>	Standby current (105C)		590	μA	3
ISB <sub>STD</sub>	Standby current (85C)		420	μA	3

- Note
- 1: Output load current not included.
  - 2: 50% bus toggling rate.
  - 3: Standby current is measured when CLK is in DC low state.
  - 4: Typical ISB<sub>STDROOM</sub> is 64μA.
  - 5: Typical ISB<sub>STD\_HS</sub> is 19.5μA.

### 17.7 AC Characteristics

**Table 14: READ/WRITE Timing**

Symbol	Parameter	Min	Max	Unit	Notes
$t_{CLK}$	CLK period SIP	6		ns	166MHz*
$t_{CH}/t_{CL}$	Clock high/low width	0.45	0.55	$t_{CLK}(\text{min})$	
$t_{KHKL}$	CLK rise or fall time		0.8	ns	1
$t_{CPH}$	CE# HIGH between subsequent burst operations	20		ns	
$t_{CEM}$	CE# low pulse width (excluding Halfsleep™ Exit)		8	$\mu\text{s}$	Standard temp
			3	$\mu\text{s}$	Extended temp
$t_{CSP}$	CE# setup time to CLK rising edge (CE# low)	2		ns	
$t_{CSP2}$	CE# setup time to CLK rising edge (CE# high)	1		ns	
$t_{CHD}$	CE# hold time from CLK falling edge SIP	0.5		ns	
	CE# hold time from CLK falling edge PKG	0.5		ns	
$t_{CHD\_HS}$	CE# hold time from CLK rising edge for	6		ns	
$t_{SP}$	Setup time to active CLK edge	0.8		ns	
$t_{HD}$	Hold time from active CLK edge	0.8		ns	
$t_{RPRE}$	DQS read preamble	1.5		$t_{CLK}$	
$t_{DQSCK}$	DQS output access time from CLK	2	7	ns	
$t_{HS}$	Minimum Halfsleep™ duration	150		$\mu\text{s}$	
$t_{XHS}$	Halfsleep™ Exit CE# low to CLK setup time	150		$\mu\text{s}$	
$t_{XPHS}$	Halfsleep™ Exit CE# low pulse width	60		ns	
			$t_{CEM}$	$\mu\text{s}$	
$t_{RST}$	Time between end of RST CMD to next valid CMD	50		ns	

Note 1: Measured from 20% to 80%  $V_{DD}$ .

## 18 Change Log

Version	Who	Date	Description
0.1	Kim/ Gene/ Eric	Jun 20, 2022	Initial Version derived from E8 SQPI DDR
0.2	Kim	July 25, 2022	Add ICC max current at difference frequency.
1.0	Kim	July 17, 2023	Remove tQH from Figure 13: Output Timing
1.1	Kim	Nov 30, 2023	Modify Standby and Halfsleep typical current Add chapter 17.2 Input signal overshoot