

SPI/QPI PSRAM

Specifications

- **Single Supply Voltage**
 - $V_{DD}=1.62$ to $1.98V$
- **Interface:** SPI/QPI with SDR mode
- **Performance:** Clock rate up to
 - 144MHz for Wrapped Burst operation
 - 84MHz for Linear 512 Burst operation
- **Organization:** 16Mb, 2M x 8bits
- **Addressable Bit Range:** A[20:0]
- **Page Size:** 512 bytes
- **Refresh:** Self-managed
- **Operating Temperature Range**
 - $T_{OPER}=-40^{\circ}C$ to $+85^{\circ}C$ (standard range)
 - $T_{OPER}=-40^{\circ}C$ to $+105^{\circ}C$ (extended range)
- **Maximum Standby Current**
 - $150\mu A$ @ $105^{\circ}C$
 - $100\mu A$ @ $85^{\circ}C$
- **Typical Standby Current**
 - $20\mu A$ @ $25^{\circ}C$

Features

- **Output Driver LVCMOS** with programmable drive strengths of 50, 100 and 200Ω
- **Dedicated Wrapped Burst** read and write commands
- **Linear 512 Length Burst** is supported up to 84MHz and can cross page boundary as long as tCEM is met
- **Register Configurable Wrap Lengths** of 16, 32, 64 and 512
- **Burst Length Toggle Command** to switch between configurable wrap length and 32 bytes wrap
- **Software Reset**

Table of Contents

1 Table of Contents

1	Table of Contents.....	2
2	Introduction	4
3	Package Information	4
3.1	Package Types : SOP / USON (SN, ZR) , not to scale, Top view.....	4
4	Package Outline Drawing.....	5
4.1	SOP-8L(150), package code SN	5
4.2	USON-8L 3x2mm, package code ZR.....	6
5	Ordering Information.....	7
6	Signal Table	8
7	Block Diagram	9
8	Power-Up Initialization	10
9	Interface Description	11
9.1	Address Space	11
9.2	Page Length.....	11
9.3	Drive Strength	11
9.4	Power-on Status.....	11
10	Mode Register Definition.....	12
11	Command/Address Latching Truth Table	13
11.1	Command Termination	14
12	Mode Register Operations.....	15
12.1	SPI MR Read Operation.....	15
12.2	SPI MR Write Operation.....	15
12.3	QPI MR Read Operation.....	16
12.4	QPI MR Write Operation.....	16
13	Read ID.....	17
13.1	SPI Read ID Operation.....	17
14	Toggle Burst Length Operation	18
15	SPI Mode Operations	19

15.1	SPI Read Operations.....	19
15.2	SPI Write Operations.....	21
15.3	SPI Quad Mode Enable Operation	22
16	QPI Mode Operations	23
16.1	QPI Read Operations.....	23
16.2	QPI Write Operation(s)	24
16.3	QPI Quad Mode Exit operation.....	24
17	Reset Operation	25
18	Input/Output Timing.....	26
19	Electrical Specifications:	27
19.1	Absolute Maximum Ratings.....	27
19.2	Input Signal Overshoot	27
19.3	Pin Capacitance.....	28
19.4	Decoupling Capacitor Requirement.....	29
19.5	Operating Conditions.....	29
19.6	DC Characteristics	30
19.7	AC Characteristics	31
20	Change Log.....	32


2 Introduction

This Pseudo-SRAM device features a high speed, low pin count interface. It has 4 I/O pins and operates in SPI(serial peripheral interface) or QPI (quad peripheral interface) mode with frequencies up to 144 MHz. The data input (A/DQ) to the memory relies on clock (CLK) to latch all instructions, addresses and data. It is most suitable for low-power and low cost portable applications. It incorporates a seamless self-managed refresh mechanism. Hence it does not require the support of DRAM refresh from system host. The self-refresh feature is a special design to maximize performance of memory read operation.

3 Package Information


The APS1604M-SQR is available in standard package including 8-lead SOP-8L(150) and advanced package including 8-lead USON-8L 3x2mm.

3.1 Package Types : SOP / USON (SN, ZR) , not to scale, Top view



4 Package Outline Drawing

4.1 SOP-8L(150), package code SN




SYMBOL	DIMENSION (MM)			DIMENSION (MIL)		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A	1,35	1,60	1,75	53	63	69
A1	0,10	0,15	0,25	4	6	10
A2	1,35	1,45	1,55	53	57	61
b	0,31	-	0,51	12	-	20
b1	0,28	0,40	0,48	11	16	19
c	0,17	-	0,25	7	-	10
c1	0,17	0,20	0,23	7	8	9
D	4,80	4,90	5,00	189	193	197
E	6,00 BSC			236 BSC		
E1	3,80	3,90	4,00	150	154	157
e	1,27 BSC			50 BSC		
L	0,40	0,66	1,27	16	26	50
L1	1,05 REF			41 REF		
ZD	0,55 REF			22 REF		
h	0,25	0,38	0,50	10	15	20
Y	-	-	0,10	-	-	4
θ	0°	-	8°	0°	-	8°
$\theta 1$	0°	-	-	0°	-	-

NOTE :

- REFER TO JEDEC STD: MS-012 AA.
- DIMENSION "D" DOES NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURRS. MOLD FLASH, PROTRUSION AND GATE BURRS SHALL NOT EXCEED 0,15mm PER SIDE. DIMENSION "E1" DOES NOT INCLUDE INTERLEAD MOLD FLASH OR PROTRUSION. INTERLEAD MOLD FLASH OR PROTRUSION SHALL NOT EXCEED 0,25mm PER SIDE. "D" AND "E1" DIMENSIONS ARE DETERMINED AT DATUM H.
- DIMENSION "b" DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0,10mm TOTAL IN EXCESS OF THE "b" DIMENSION AT MAXIMUM MATERIAL CONDITION. THE DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OF THE FOOT.

4.2 USON-8L 3x2mm, package code ZR



NOTE:

- Scale 1:4
- ALL DIMENSIONS AND TOLERANCES TAKE REFERENCE TO JEDEC MO-229
- DIMENSION "b" APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.15MM AND 0.30MM FROM THE TERMINAL TIP. IF THE TERMINAL HAS OPTIONAL RADIUS ON THE OTHER END OF THE TERMINAL, THE DIMENSION B SHOULD NOT BE MEASURED IN THAT RADIUS AREA.

5 Ordering Information


Table 1: Ordering Information

Part Number	Temperature Range	Max Frequency	Note
APS1604M-SQR	Tj = -40°C to +85°C	144 MHz*	Bare die, SIP
APS1604M-SQRX	Tj = -40°C to +105°C	144 MHz*	Bare die, SIP
APS1604M-SQR-ZR	Tc=-40°C to +85°C	144 MHz*	USON-8
APS1604M-SQR-SN	Tc=-40°C to +85°C	144 MHz*	SOP-8
APS1604M-SQRX-SN	Tc=-40°C to +105°C	144 MHz*	SOP-8

Note *: 144MHz for Wrapped Burst operation

84MHz for Linear 512 Burst operation with RBX(row boundary crossing)

IOT_SQPI_PN rule



6 Signal Table


All signals are listed in Table 2.

Table 2: Signals Table

<i>Symbol</i>	<i>Type</i>	<i>SPI Mode Function</i>		<i>QPI Mode Function</i>	<i>Comments</i>
VDD	Power	Core supply 1.8V			
VSS	Ground	Core supply ground			
CE#	Input	Chip select, active low. When CE#=1, chip is in standby state			
CLK	Input	Clock Signal			
SI/SIO[0]	IO	Serial Input	IO[0]*	IO[0]	
SO/SIO[1]	IO	Serial Output	IO[1]*	IO[1]	
SIO[2]	IO	--	IO[2]*	IO[2]	
SIO[3]	IO	--	IO[3]*	IO[3]	

Note *: SPI Quad mode

7 Block Diagram



8 Power-Up Initialization

SPI/QPI products include an on-chip voltage sensor used to start the self-initialization process. When V_{DD} reaches a stable level at or above minimum V_{DD} , the device will require $150\mu\text{s}$ and user-issued RESET Operation (see section 17) to complete its self-initialization process. From the beginning of power ramp to the end of the $150\mu\text{s}$ period, CLK should remain LOW, CE# should remain HIGH (track V_{DD} within 200mV) and SI/SO/SIO[3:0] should remain LOW.

After the Device Reset $t_{RST} \geq 50\text{ns}$ period the device is ready for normal operation.




Figure 1. Power-Up Initialization Timing

9 Interface Description

9.1 Address Space

SPI/QPI PSRAM device is byte-addressable. 16M device is addressed with A[20:0].

9.2 Page Length

Read and write operations are default page size of 512 bytes.

9.3 Drive Strength

The device powers up in 50Ω.

9.4 Power-on Status

The device powers up in SPI Mode. It is required to have CE# high before beginning any operations.

10 Mode Register Definition

Table 3: Mode Register Table

MR No.	MA[3:0]	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
0	`h0	R/W	rsvd.	Wrap			rsvd.			DQ Zout

Table 4: Wrap Codes MR0[6:5]

Wrap Burst Settings		Page Boundary Crossing	
MR0[6:5]	Wrapped Length	Non-Wrap CMDs (`h03,`h0B,`hEB,`h02,`h38)	Wrap CMDs(`h8B,`h82)
00	16	Wrap 16, no cross page boundary	
01	32	Wrap 32, no cross page boundary	
10	64	Wrap 64, no cross page boundary	
11 (default)	512 (page size)	Linear, can cross page boundary	Wrap 512, no cross page boundary

Table 5: DQ Output Drive Strength Codes MR0[1:0]

DQ Output Drive Strength	
MR0[1:0]	Impedance
00(default)	50Ω
01	100Ω
10	200Ω
others	reserved

11 Command/Address Latching Truth Table

Command	Code	SPI Mode (QE=0)					QPI Mode (QE=1)				
		Cmd	Addr	Wait Cycle	DIO	Max Freq.	Cmd	Addr	Wait Cycle	DIO	Max Freq.
Read	'h03	S	S	0	S	33	N/A				
Fast Read	'h0B	S	S	8	S	144/84*	Q	Q	4	Q	66
Fast Read Quad	'hEB	S	Q	6	Q	144/84*	Q	Q	6	Q	144/84*
Write	'h02	S	S	0	S	144/84*	Q	Q	0	Q	144/84*
Quad Write	'h38	S	Q	0	Q	144/84*	same as 'h02				
Wrapped Read	h8B	S	S	8	S	144	Q	Q	6	Q	144
Wrapped Write	h82	S	S	0	S	144	Q	Q	0	Q	144
Mode Register Read	hB5	S	S	8	S	144	Q	Q	6	Q	144
Mode Register Write	hB1	S	S	0	S	144	Q	Q	0	Q	144
Enter Quad Mode	'h35	S	-	-	-	144	N/A				
Exit Quad Mode	'hF5	N/A					Q	-	-	-	144
Reset Enable	'h66	S	-	-	-	144	Q	-	-	-	144
Reset	'h99	S	-	-	-	144	Q	-	-	-	144
Burst Length Toggle	'hC0	S	-	-	-	144	Q	-	-	-	144
Read ID	'h9F	S	S	0	S	33	N/A				
Remark: S = Serial IO, Q = Quad IO											

The device recognizes the following commands specified by the various input methods.

Note *: Linear 512 Length burst can be performed *crossing page boundary(RBX)* by non-Wrapped burst commands issued while Burst Length Toggle is set to MR default setting of MR0[6:5]=11. Frequency limits are therefore: *Max Freq.* is up to 84MHz when *Linear 512 Length*, and *Max Freq.* is 144MHz under Wrapped Burst Operation.

11.1 Command Termination

All Reads & Writes must be completed by raising CE# high immediately afterwards in order to terminate the active command and set the device into standby. Not doing so will block internal refresh operations and cause memory failure.




Figure 2: Write Command Termination

For a memory controller to correctly latch the last piece of data prior to read termination, it is recommended to provide a longer CE# hold time ($t'CHD > t'ACLK + t'CLK$) for a sufficient data window.




Figure 3: Read Command Termination

12 Mode Register Operations

12.1 SPI MR Read Operation

For all reads, MR data will be available t^{ACLK} after the falling edge of CLK.




Figure 4: SPI MR Read 'hB5

12.2 SPI MR Write Operation




Figure 5: SPI MR Write 'hB1

12.3 QPI MR Read Operation

For all reads, MR data will be available t_{ACLK} after the falling edge of CLK.




Figure 6: QPI MR Read 'hB5'

12.4 QPI MR Write Operation




Figure 7: QPI MR Write 'hB1'

13 Read ID

Read ID command provides information of vendor ID, known-good-die, device density, and manufacturing ID. Note that Read ID command can be used ONLY as Power up initialization after the device Reset $t_{RST} \geq 50ns$ right after Global Reset command.




Figure 8: Pre-condition of EID Read

13.1 SPI Read ID Operation

This command is similar to Fast Read, but without the wait cycles and the device outputs EID value instead of data.




Figure 9: SPI Read ID 'h9F' (available only in SPI mode)

14 Toggle Burst Length Operation

The Toggle Burst Length Operation switches the device's wrapped burst boundary between the Mode Register setting MR0[6:5] and a fixed value of 32 bytes.

Commands other than Wrapped Read ('h8B) and Wrapped Write ('h82) are linear type bursts which allow the device to burst through page boundaries. A page boundary crossing is only available when the Burst Length Toggle is set to use MR settings (default) **AND** Burst Wrap setting is set to full page size MR0[6:5] = 11 (default). The page boundary crossing is invisible to the memory controller and limited to a lower max CLK frequency of 84MHz.




Figure 10: SPI Burst Length Toggle 'hC0




Figure 11: QPI Burst Length Toggle 'hC0

15 SPI Mode Operations

The device powers up into SPI mode by default but can also be switched into QPI mode.

15.1 SPI Read Operations

For all reads, data will be available t_{ACLK} after the falling edge of CLK.

SPI Reads can be done in four ways:

1. 'h03: Serial CMD, Serial Addr/IO, slow frequency, with wrap or linear bursting.
2. 'h0B: Serial CMD, Serial Addr/IO, fast frequency, with wrap or linear bursting.
3. 'hEB: Serial CMD, Quad Addr/IO, fast frequency, with wrap or linear bursting.
4. 'h8B: Serial CMD, Serial Addr/IO, fast frequency, with forced wrap (toggle & register configurable lengths).




Figure 12: SPI Read 'h03 (max freq 33MHz)




Figure 13: SPI Fast Read 'h0B (max freq 144/84 MHz)




Figure 14: SPI Fast Quad Read 'hEB (max freq 144/84 MHz)

15.3 SPI Quad Mode Enable Operation

This command switches the device into quad IO mode.




Figure 17: Quad Mode Enable 'h35 (available only in SPI mode)

16 QPI Mode Operations

16.1 QPI Read Operations

For all reads, data will be available t_{ACLK} after the falling edge of CLK.

QPI Reads can be done in one of three ways:

1. 'h0B: Quad CMD, Addr & IO, slow frequency with wrap or linear bursting.
2. 'hEB: Quad CMD, Addr & IO, fast frequency with wrap or linear bursting.
3. 'h8B: Quad CMD, Addr & IO, fast frequency with forced wrap (toggle & register configurable lengths).




Figure 18: QPI Fast Read 'h0B (max freq 66 MHz)




Figure 19: QPI Fast Quad Read 'hEB (max freq 144/84 MHz)

16.2 QPI Write Operation(s)

QPI write command can be done in one of two ways:

1. 'h02 or 'h38: Quad CMD, Addr & IO, with wrap or linear bursting.
2. 'h82: Quad CMD, Addr & IO, with forced wrap (toggle & register configurable lengths).




Figure 20: QPI Write

16.3 QPI Quad Mode Exit operation

This command will switch the device back into serial IO mode.




Figure 21: Quad Mode Exit 'hF5 (only available in QPI mode)

17 Reset Operation

The Reset operation is used as a system (software) reset that puts the device in SPI standby mode which is also the default mode after power-up. This operation consists of two commands: Reset-Enable (RSTEN) and Reset (RST).




Figure 22: SPI Reset




Figure 23: QPI Reset

Reset command has to immediately follow the Reset-Enable command in order for the reset operation to take effect. Any command other than the Reset command after the Reset-Enable command will cause the device to exit Reset-Enable state and abandon reset operation.

18 Input/Output Timing




Figure 24: Input Timing




Figure 25: Output Timing

19 Electrical Specifications:

19.1 Absolute Maximum Ratings

Table 6: Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit	Notes
Voltage to any ball except V_{DD} relative to V_{SS}	V_T	-0.4 to $V_{DD}+0.4$	V	
Voltage on V_{DD} supply relative to V_{SS}	V_{DD}	-0.4 to +2.45	V	
Storage Temperature	T_{STG}	-55 to +150	°C	1

Notes 1: Storage temperature refers to the case surface temperature on the center/top side of the PSRAM.

Caution:

Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

19.2 Input Signal Overshoot

During DC conditions, input or I/O signals should remain equal to or between V_{SS} and V_{DD} . During voltage transitions, inputs or I/Os may negative overshoot V_{SS} to -1.0V or positive overshoot to $V_{DD} +1.0V$, for periods up to 20 ns.




Figure 26 Maximum Negative Overshoot Waveform




Figure 27 Maximum Positive Overshoot Waveform

19.3 Pin Capacitance

Table 7: Bare Die Pin Capacitance

<i>Parameter</i>	<i>Symbol</i>	<i>Min</i>	<i>Max</i>	<i>Unit</i>	<i>Notes</i>
Input Pin Capacitance	CIN		2	pF	VIN=0V
Output Pin Capacitance	COUT		3	pF	VOUT=0V

Note: spec'd at 25°C.

Table 8: Package Pin Capacitance

<i>Parameter</i>	<i>Symbol</i>	<i>Min</i>	<i>Max</i>	<i>Unit</i>	<i>Notes</i>
Input Pin Capacitance	CIN		6	pF	VIN=0V
Output Pin Capacitance	COUT		8	pF	VOUT=0V

Note: spec'd at 25°C.

Table 9: Load Capacitance

<i>Parameter</i>	<i>Symbol</i>	<i>Min</i>	<i>Max</i>	<i>Unit</i>	<i>Notes</i>
Load Capacitance	C _L		15	pF	

Note: System C_L for the use of package

19.4 Decoupling Capacitor Requirement

It is required to have a decoupling capacitor on VDD pin for IO switchings and psram internal transient events. A low ESR 1 μ F ceramic cap is recommended. To minimize parasitic inductance, place the cap as close to VDD pin as possible. An optional 0.1 μ F can further improve high frequency transient response.




Figure 28: Decoupling Capacitor

Note that the length of grounding connection between PSRAM and PCB must be as short as possible. Having **ground plane on PCB** and **multipoint ground** would be preferred (to avoid single-point grounding topology). The width of VDD and VSS traces would be suggested more than 20mil.

19.5 Operating Conditions

Table 10: Operating Characteristics

Parameter	Min	Max	Unit	Notes
Operating Temperature (extended)	-40	105	°C	
Operating Temperature (standard)	-40	85	°C	

19.6 DC Characteristics

Table 11: DC Characteristics

<i>Symbol</i>	<i>Parameter</i>	<i>Min</i>	<i>Max</i>	<i>Unit</i>	<i>Notes</i>
V _{DD}	Supply Voltage	1.62	1.98	V	
V _{IH}	Input high voltage	V _{DD} -0.4	V _{DD} +0.2	V	
V _{IL}	Input low voltage	-0.2	0.4	V	
V _{OH}	Output high voltage (I _{OH} =-0.2mA)	0.8 V _{DD}		V	
V _{OL}	Output low voltage (I _{OL} =+0.2mA)		0.2 V _{DD}	V	
I _{LI}	Input leakage current		1	μA	
I _{LO}	Output leakage current		1	μA	
I _{CC}	Read/Write (144MHz)		7	mA	1,2
	Read/Write (66MHz)		6	mA	1,2
	Read/Write (13MHz)		5	mA	1,2
ISB _{EXT}	Standby current (105C)		150	μA	3
ISB _{STD}	Standby current (85C)		100	μA	3

- Note 1: Output load current not included.
 2: 50% bus toggling rate.
 3: Standby current is measured when CLK is in DC low state.
 4: Typical ISBSTD 20μA at 25°C

19.7 AC Characteristics

Table 12: READ/WRITE Timing

Symbol	Parameter	Min	Max	Unit	Notes
t _{CLK}	CLK period - SPI Read ('h03)	30.3		ns	33MHz
	CLK period - QPI Read ('h0B)	15.1			66MHz
	CLK period - all other operations	7			144MHz ^{*1,2,3}
t _{CH} /t _{CL}	Clock high/low width	0.45	0.55	t _{CLK} (min)	
t _{KHKL}	CLK rise or fall time		1.1	ns	4
t _{CPH}	CE# HIGH between subsequent burst operations	18		ns	
t _{CEM}	CE# low pulse width		3	μs	Extended grade
			8		Standard grade
t _{CSP}	CE# setup time to CLK rising edge PKG	2.5		ns	2
t _{CHD}	CE# hold time from CLK rising edge PKG	3		ns	2
t _{SP}	Setup time to active CLK edge	2		ns	
t _{HD}	Hold time from active CLK edge	2		ns	
t _{HZ}	Chip disable to DQ output high-Z		6	ns	
t _{ACK}	CLK to output delay	2	5.5	ns	3
t _{KOH}	Data hold time from clock falling edge	1.5		ns	
t _{RST}	Time between end of RST CMD to next valid CMD	50		ns	

- Note
- 1: Only Linear 512 Burst allows page boundary crossing. Frequency limits are therefore 144MHz max for Wrapped Burst operation, 84MHz max when Linear 512 Burst commands cross page boundary
 - 2: System max C_L 15pF for the use of package.
 - 3: For operating frequencies >84MHz, it is highly recommended to utilize CLK falling edge to sample read data or align sampling clock via data pattern tuning (refer to JEDEC JESD84-B50 for an example).
 - 4: Measured from 20% to 80% of VDD

20 Change Log

Version	Who	Date	Description
0.1		Dec 23, 2016	Initial Version
0.2		May 11, 2017	Added linear bursting, page toggle cmds; updated ISB current and timing parameters for 144MHz; removed QPI Read 'h0B support; clarified termination section; added pin cap tables
1.0		May 31, 2017	Modified linear burst to wrapped bursting
1.1		Jul 10, 2017	added Typical current #, tCPH update
1.2		Aug 24, 2017	Corrected package code; Added system max C _L for the use of package & related tCK and tCHD; relaxed tCSP/tHD, removed drive strength setting '11, changed tACLK, tKHKL; added note to ICC & ordering information of package
1.5		Oct 30, 2017	Enabled QPI Read 'h0B support; changed Min/Max absolute voltage, Vil_min and Vih_max,; defined tCEM for different temperature grade; corrected speed typo. Added USON package ZR, ISBstd@25C
1.6		Nov 10, 2017	Modified spec of ISB, ICC
1.7		Feb 26, 2018	Typo corrected in Fig.12, 17
1.8		Mar 19, 2018	Revised part # for RBX, temperature -40C
1.9		June 29, 2018	Revised speed for linear read & Read ID
2.0		Oct 03,2018	added SPI MRW/MRR waves, elaborated on boundary crossing conditions and table, QPI EID Read, updated package information
2.1		Dec. 07, 2018	Added tRST parameter, Block Diagram, updated POD of USON, ball map of WLCSP, temperature grade, Typo corrected
2.11		Mar 11, 2019	Removed 133MHz, modify ordering information and C Load
2.12		May 15, 2019	Added a NOTE for EID read and updated the POD of WLCSP
2.13		May 22, 2019	Updated the NOTE for EID read
2.14		May 27, 2019	Updated Figure No. of EID read
2.15		May 31, 2019	Updated the POD dimension value of WLCSP
2.16		Jun. 11, 2019	Updated Figure and note of EID read, added max freq 84MHz on figure of "QPI read ID"

2.2		Sep 06, 2019	Update Page 1, Section 4.2 and 11; updated Table 11
2.3a		Oct 02, 2019	Updated header, footer, page 1; added Section 19.4; updated section 19.7
2.4		Oct 24, 2019	Revised typo in 16.1; updated notes in 19.4
2.5		Nov 21, 2019	Updated Table 2
2.6		Oct 08, 2021	Revised tCEM value from 4us to 3us @105C by BD
2.7	Kim/ Gene/ Eric	Jun 16,2022	Typos correct
2.8	Kim	Oct 28, 2022	Release USON temp. from -25~85 to -40~85
2.9	Kim	Nov 21, 2023	Add chapter 19.2 Input signal overshoot
3.0	Kim	Sep 4, 2024	Add USON POD information