

256Mb LPDDR3 Specification

Specifications

- Density: 256M bits
- Organization
 - o 2 banks x 8M x 16 bits
- Power Supply:
 - o VDD1=1.7 to 1.95V
 - o VDD2 ,VDDQ=1.14 to 1.3V
- CLK Frequency (Mhz)
 - o 1066/933/800/733/667/600/533/400/166MHz
- Page Size : 2KB(x16)
 - Row address: AX0 to AX12
 - o Column address: AYO to AY9
- 2 Internal Banks for concurrent operation
- Interface: HSUL_12
- Burst Lengths (BL): 8
- Read Latency (RL): 3, 6, 8, 9, 10, 11, 12, 14, 16
- Write Latency (WL): 1, 3, 4, 5, 6, 8, 9, 11, 13
- Precharge: auto precharge option for each burst access
- · Programmable Driver Strength
- Refresh: auto-refresh, self-refresh
- Average Refresh Period:
 - 7.8uS @ <85°C
 - o 1.95uS @ <105°C
- Operating Temperature range
 - O TOPER = -25°C to +85°C
 - O TOPER = -40°C to +105°C (extended range)

Features

- DLL is not implemented
- Low power consumption
- JEDEC LPDDR3-compliance
- Partial Array Self-Refresh (PASR)
- Auto Temperature Compensated Self-Refresh (ATCSR) by built-in temperature sensor
- Deep power-down mode
- Double-data-rate architecture; two data transfers per one clock cycle
- The high-speed data transfer is realized by the 8N prefetch pipelined architecture
- Differential clock inputs (CK t and CK c)
- Commands entered on each positive CK_t edge; data and data mask referenced to both edges of DQS
- Data mask (DM) for write data



Differences from JEDEC:

This 256Mb LPDDR3 device is not part of JEDEC JESD209-3B specification. It follows JEDEC specification except for the reduction in address space which is also reflected in Mode Register 8, Mode Register 9 bit [5] is a readable Failed Die Bit. There is no ODT pin on this 134B Package.




Table of Contents

256M	b LPDDR3 Specification	1
1	Ordering Information	4
2	Package Ball Assignment	5
3	Package Outline Drawing	6
4	Electrical Specifications	7
5	Block Diagram	20
6	Pin Function	21
7	Command Operation	23
8	Simplified State Diagram	26
9	Operation of the LPDDR3 RAM	27



1 Ordering Information


Part Number	Configuration	Temperature Range	Max Frequency	Note
AD325616D	X16	-25°C to +85°C	1066 MHz	KGD
AD325616D-X	X16	-40°C to +85°C	1066 MHz	KGD
AD325616D-XT	X16	-40°C to +105°C	1066 MHz	KGD
AD325616D-AB	X16	-25°C to +85°C	1066 MHz	PKG 134B (10x11.5) (only for validation purpose)





2 Package Ball Assignment

x16: "134-Ball FBGA -10x11.5x1.0 mm, ball pitch 0.65 mm, ball size 0.4 mm. (package code AB)"





Top View




3 Package Outline Drawing

x16: "134-Ball FBGA -10x11.5x1.0 mm, ball pitch 0.65 mm, ball size 0.4 mm. (package code AB)"





Top View



Crombal	MIL	LIMETE	ERS			
Symbol	MIN. NOM		MAX.			
A			1.00			
A1	0.27	0.32	0.37			
A2	0.545	0.58	0.63			
D	9.90	10.00	10.10			
D1		5.85 BS	С			
Е	11.40	11.50	11.60			
E1	10.40 BSC					
b	0.35	0.40	0.45			
e	0.65 BSC					



4 Electrical Specifications

All voltages are referenced to each GND level (V_{SS} and V_{SSQ}). Execute power-up and Initialization sequence before proper device operation can be achieved.

Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit	Notes
Voltage on any pin relative to V _{SS}	V _{IN} , V _{OUT}	-0.4 to +1.6	V	
Power supply voltage (core power1) relative to V _{SS}	V_{DD1}	-0.4 to +2.3	V	
Power supply voltage (core power2) relative to V _{SS}	V_{DD2}	-0.4 to +1.6	V	
Power supply voltage for output relative to V _{SSQ}	V_{DDQ}	-0.4 to +1.6	V	
Storage temperature	T_{STG}	-55 to +125	°C	1
Power dissipation	PD	1.0	W	·

Notes:

1. Storage temperature the case surface temperature on the center/top side of the DRAM.

Caution:

Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Operating Temperature Condition

P+A1:E3arameter	Symbol	Rating	Unit	Notes
Standard	т	-25 to +85	°C	1
Extended	OPER	-40 to +105	°C	1

Notes:

1. Operating temperature refers to Tj of DRAM.

1



Recommended DC Operating Conditions

 $(T_{OPER} = -40^{\circ}C \text{ to } +105^{\circ}C)$

Parameter		Symbol	min.	typical	max	Unit	Notes
	Core Power1	V_{DD1}	1.7	1.8	1.95	V	1
	Core rower1	V_{SS}	0	0	0	V	
Supply voltage	Core Power2	V_{DD2}	1.14	1.2	1.3	٧	1
Supply voltage		V _{SS}	0	0	0	V	
		V_{DDQ}	1.14	1.2	1.3	V	1
	I/O Buffer Power	V_{SSQ}	0	0	0	V	

Notes:

2 V_{DDQ} tracks with V_{DD2} . AC parameters are measured with V_{DD2} and V_{DDQ} tied together.

AC and Dcinput Measurement Levels

[Refer to section 7 in JEDEC Standard No. 209-3B]

AC and DC Output Measurement Levels

[Refer to section 8 in JEDEC Standard No. 209-3B]



DC Characteristics 1

 $(T_{OPER} = -40^{\circ}C \text{ to } +105^{\circ}C, V_{DD1} = 1.7V \text{ to } 1.95V, V_{DD2} / V_{DDQ} = 1.14V \text{ to } 1.3V, V_{SS} / V_{SSQ} = 0V)$

	F105 C, V _{DD1} = 1.7V to 1.95V, V _{DD}					(x16)		
Parameter	Test Condition	Symbol	Power Supply	DDR 2133	DDR 1600	DDR 1333	DDR 1066	Unit
Operating	$t_{CK} = t_{CK(min)}$; $t_{RC} = t_{RC(min)}$; CKE is HIGH;	I _{DD01}	V _{DD1}		1	.5		mA
one bank active-	CS_n is HIGH between valid commands;	I _{DD02}	V_{DD2}		6	60		mA
precharge current	CA bus inputs are SWITCHING; Data bus inputs are STABLE	I _{DD0IN}	V_{DDQ}		0	.5		mA
Idle power- down standby	$t_{CK} = t_{CK(min)}$; CKE is LOW; CS_n is	I _{DD2P1}	V_{DD1}		0.	22		mA
	HIGH; all banks idle; CA bus inputs are SWITCHING;	I _{DD2P2}	V_{DD2}		mA			
current	Data bus inputs are STABLE	I _{DD2PIN}	V_{DDQ}		0	.5		mA
Idle power-	CK_t = LOW; CK_c = HIGH; CKE is	I _{DD2PS1}	V _{DD1}		0.	22		mA
down standby	LOW; CS_n is HIGH; all banks idle;	I _{DD2PS2}	V _{DD2}		1	.4		mA
current with clock stop	CA bus inputs are STABLE; Data bust inputs are STABLE;	I _{DD2PSIN}	V_{DDQ}		0	.5		mA
Idle non	$t_{CK} = t_{CK(min)}$; CKE is HIGH; CS_n is	I _{DD2N1}	V_{DD1}		0.	22		mA
power-down standby	HIGH, all banks idle; CA bus inputs are SWITCHING;	I _{DD2N2}	V _{DD2}	25				mA
current	Data bus inputs are STABLE	I _{DD2NIN}	V_{DDQ}	0.5				mA
Idle non	CK_t = LOW; CK_c = HIGH; CKE is	I _{DD2NS1}	V_{DD1}	0.22				mA
power-down standby	HIGH; CS_n is HIGH; all banks idle;	I _{DD2NS2}	V _{DD2}	13				mA
current with clock stop	CA bus inputs are STABLE; Data bus inputs are STABLE	I _{DD2NSIN}	V _{DDQ}	0.5				mA
Active	$t_{CK} = t_{CK(min)}$; CKE is LOW; CS_n is	I _{DD3P1}	V_{DD1}		1	.2		mA
power-down standby	HIGH; one bank active; CA bus inputs are SWITCHING;	I _{DD3P2}	V _{DD2}		!	9		mA
current	Data bus inputs are STABLE	I _{DD3PIN}	V_{DDQ}		0	.5		mA
Active	CK_t = LOW; CK_c = HIGH; CKE is	I _{DD3PS1}	V _{DD1}		1	.2		mA
power-down standby	LOW; CS_n is HIGH; one bank active;	I _{DD3PS2}	V _{DD2}		!	9		mA
current with clock stop	CA bus inputs are STABLE; Data bus inputs are STABLE	I _{DD3PSIN}	V _{DDQ}		0	.5		mA
Active non	$t_{CK} = t_{CK(min)}$; CKE is HIGH; CS_n is	I _{DD3N1}	V_{DD1}		1	.4		mA
power-down standby	HIGH; one bank active; CA bus inputs are SWITCHING;	I _{DD3N2}	V_{DD2}		3	80		mA
current	Data bus inputs are STABLE	I _{DD3NIN}	V_{DDQ}		0	.5		mA
Active non	CK_t = LOW; CK_c = HIGH; CKE is	I _{DD3NS1}	V _{DD1}		1	.4		mA
power-down standby	HIGH; CS_n is HIGH; One bank active;	I _{DD3NS2}	V _{DD2}		1	.9		mA
current with clock stop	CA bus inputs are STABLE; Data bus inputs are STABLE	I _{DD3NSIN}	V_{DDQ}		0	.5		mA



			Power		Мах	(x16)		
Parameter	Test Condition	Symbol	Supply	DDR 2133	DDR 1600	DDR 1333	DDR 1066	Unit
Operating burst read	t _{CK} = t _{CK(min)} ; CS_n is HIGH between valid commands; one bank active; BL = 4; RL = RLmin;	I _{DD4R1}	V _{DD1}	3	3	3	3	mA
current	CA bus inputs are SWITCHING; 50% data change each burst transfer	I _{DD4R2}	V_{DD2}	145	130	115	105	mA
	t _{CK} = t _{CK (min)} ; CS_n is HIGH between valid commands; one bank active;	I _{DD4W1}	V_{DD1}	3	3	3	3	mA
Operating burst write current	BL = 4; WL = WL(min); CA bus inputs are SWITCHING;	I _{DD4W2}	V _{DD2}	160	140	120	105	mA
	50% data change each burst transfer	I _{DD4WIN}	V _{DDQ}		1	.8		mA
All Bank Auto	t _{CK} = t _{CK (min)} ; CS_n is HIGH between valid commands; t _{RC} = t _{RFCab(min)} ;	I _{DD51}	V _{DD1}		1	.6		mA
Refresh Burst Current	Burst refresh; CA bus inputs are SWITCHING;	I _{DD52}	V_{DD2}		8	30		mA
Current	Data bus inputs are STABLE	I _{DDSIN}	V _{DDQ}		0	.5		mA
All Bank Auto	$t_{CK} = t_{CK(min)}$; CKE is HIGH between valid commands; $t_{RC} = t_{REFI}$; CA bus inputs are SWITCHING;	I _{DD5ab1}	V _{DD1}		mA			
Refresh Average		I _{DD5ab2}	V_{DD2}	18				mA
Current	Data bus inputs are STABLE	I _{DD5abIN}	V_{DDQ}		mA			
Self Refresh Current	CK_t = LOW; CK_c = HIGH; CKE is LOW;	I _{DD61}	V _{DD1}	500			uA	
(Standard Temerature	CA bus inputs are STABLE; Data bus inputs are STABLE;	I _{DD62}	V_{DD2}	1.2				mA
Range: -40°C to 85°C)	Maximum 1x Self-refresh rate	I _{DD6IN}	V _{DDQ}	150				uA
Deep Power Down Current	CK_t = LOW; CK_c = HIGH; CKE is	I _{DD81}	V _{DD1}		6	60		uA
(Standard Temerature	LOW; CA bus inputs are STABLE;	I _{DD82}	V_{DD2}		uA			
Range: -40°C to 85°C)	Data bus inputs are STABLE	I _{DD8IN}	V _{DDQ}		uA			
Self Refresh Current	CK_t = LOW; CK_c = HIGH; CKE is LOW;	I _{DD6ET1}	V _{DD1}		:	1		mA
(Extended Temerature	CA bus inputs are STABLE; Data bus inputs are STABLE	I _{DD6ET2}	V _{DD2}		2	.7		mA
Range: 85°C to 105°C)	Maximum 4x Self-refresh rate	I _{DD6ETIN}	V _{DDQ}	0.5			mA	
Deep Power Down Current	CK_t = LOW; CK_c = HIGH; CKE is	I _{DD8ET1}	V _{DD1}		0	.2		mA
(Extended Temerature	LOW; CA bus inputs are STABLE;	I _{DD8ET2}	V_{DD2}			1		mA
Range: 85°C to 105°C)	Data bus inputs are STABLE	I _{DD8ETIN}	V_{DDQ}		0	.5		mA



Advanced Data Retention Current (Self-refresh current)

 $(T_{OPER} = -40^{\circ}C \text{ to } +105^{\circ}C, V_{DD1} = 1.7V \text{ to } 1.95V, V_{DD2}/V_{DDQ} = 1.14V \text{ to } 1.3V, V_{SS}/V_{SSQ} = 0V)$

Param	Parameter		supply	Typical	Unit	Test Condition
		I _{DD61}	V_{DD1}	40	μΑ	
	Full Array	I _{DD62}	V_{DD2}	56	μΑ	
		I _{DD6IN}	V_{DDQ}	5	μΑ	All devices are in self-refresh
. 25%C	1/2 4	I _{DD61}	V_{DD1}	35	μΑ	CK_t = LOW, CK_c = HIGH;
+25°C CKE ≤ 0.2V		I _{DD62}	V_{DD2}	43	μΑ	CKE is LOW;
5.12 T		I _{DD6IN}	V_{DDQ}	5	μΑ	CA bus inputs are STABLE; Data bus inputs are STABLE
		I _{DD61}	V_{DD1}	33	μΑ	Data bus inputs are STABLE
	1/4 Array	I _{DD62}	V_{DD2}	37	μΑ	
		I _{DD6IN}	V_{DDQ}	5	μΑ	

Param	Parameter		supply	max	Unit	Test Condition
		I _{DD61}	V_{DD1}	0.25	mA	
	Full Array	I _{DD62}	V_{DD2}	1	mA	
		I _{DD6IN}	V_{DDQ}	0.15	mA	All devices are in self-refresh
+45°C ≤ T _{OPER} ≤	1/2 Array	I _{DD61}	V_{DD1}	0.2	mA	CK_t = LOW, CK_c = HIGH;
+85°C		I _{DD62}	V_{DD2}	0.9	mA	CKE is LOW;
CKE ≤ 0.2V		I _{DD6IN}	V_{DDQ}	0.15	mA	CA bus inputs are STABLE; Data bus inputs are STABLE
	I _{DI}	I _{DD61}	V_{DD1}	0.175	mA	Data bus iliputs are STABLE
	1/4 Array	I _{DD62}	V_{DD2}	0.85	mA	
		I _{DD6IN}	V_{DDQ}	0.15	mA	

Notes:

This device supports bank-masking.

 I_{DD6} 85°C is the maximum and I_{DD6} 25°C/45°C are typical of the distribution of the arithmetic mean.



DC Characteristics 2

 $(T_{OPER} = -40^{\circ}C \text{ to } +105^{\circ}C, V_{DD1} = 1.7V \text{ to } 1.95V, V_{DD2}/V_{DDQ} = 1.14V \text{ to } 1.3V, V_{SS}/V_{SSQ} = 0V)$

Parameter	Symbol	min.	max	Unit	Test Condition	Notes
Input leakage current	I _{LI}	-5.0	5.0	μΑ	$0 \le V_{IN} \le V_{DDQ}$	
Output leakage current	I _{LO}	-20	20	μΑ	$0 \le V_{OUT} \le V_{DDQ}$ DQ/DQS/DQSb = disabled	
Output high voltage	V _{OH}	0.9×V _{DDQ}		V	I _{OH} = -0.1mA	
Output low voltage	V _{OL}		0.1×V _{DDQ}	٧	$I_{OL} = 0.1 \text{mA}$ ODT = disabled	
Output low voltage (ODT)	V _{OL}		$V_{DDQ} x [0.1 + 0.9 x (R_{ON} / (R_{TT} + R_{ON}))]$	٧	$I_{OL} = 0.1 \text{mA}$ ODT = enabled	1

Notes:

1. The min value is derived when using $R_{TT,min}$ and $R_{ON,max}$ ($\pm 30\%$ uncalibrated, $\pm 15\%$ calibrated).

Differential Input Cross Point Voltage

 $(T_{OPER} = -40^{\circ}\text{C to} + 105^{\circ}\text{C}, V_{DD1} = 1.7\text{V to} 1.95\text{V}, V_{DD2} / V_{DDQ} = 1.14\text{V to} 1.3\text{V}, V_{SS} / V_{SSQ} = 0\text{V})$

Parameter	Symbol	min.	max	Unit	Notes
Differential Input Cross Point Voltage relative to V _{DD2} /2 for CK_t, CK_c	V_{IXCA}	-120	120	mV	1,2
Differential Input Cross Point Voltage relative to V _{DDQ} /2 for DQS_t, DQS_c	V_{IXDQ}	-120	120	mV	1,2

- 1. The typical value of $V_{IX(AC)}$ is expected to be about 0.5 x V_{DD} of the transmitting device, and $V_{IX(AC)}$ is expected to track variations in V_{DD} . $V_{IX(AC)}$ indicates the voltage at which differential input signals must cross.
- 2. For CK_t and CK_c, $V_{Ref} = V_{RecCA(DC)}$. For DQS_t and DQS_c, $V_{Ref} = V_{RefDQ(DC)}$.




Figure 1. Differential Signal Levels



Pin Capacitance

 $(T_{OPER} = +25$ °C, $V_{DD1} = 1.7$ V to 1.95V, $V_{DD2}/V_{DDQ} = 1.14$ V to 1.3V, $V_{SS}/V_{SSQ} = 0$ V)

Parameter	Symbol		LPDDR3	Unit	Notes			
CLK input pin capacitance	C _{CK}	min.	0.5	pF	1,2			
CK_t, CK_c	-	max	1.2					
CLK input pin capacitance Δ	C _{DCK}	min.	0	рF	1,2,3			
CK_t, CK_c	CDCK	max	0.15	ρı	1,2,3			
Input pin capacitance	C _I	min.	0.5	рF	1,2,4			
CA, CS_n, CKE		max	1.1					
Input pin capacitance Δ	C _{DI}	min.	-0.2	рF	1,2,5			
CA, CS_n, CKE	Spl	max	0.2	ρi	1,2,3			
Input/output pin capacitance	C _{IO}	min.	1.0	pF	1,2,6,7			
DQS_t, DQS_c, DQ, DM	910	max	1.8	ρr	1,2,0,7			
Input/output pin capacitance Δ	_	min.	0	nE	1279			
DQS_t, DQS_c	C_{DDQS}	max	0.2	pF	1,2,7,8			
Input/output pin capacitance Δ		min.	-0.25		1270			
DQ, DM	C _{DIO}	max	0.25	pF	1,2,7,9			
Calibration pin capacitance	_		C		min.	0	ne.	1,2
Calibration pin capacitance	C _{zQ}	max	2.0	pF	1,2			

Notes:

- 1. This parameter applies to die device only (does not include package capacitance)
- 2. This parameter is not subject to production test. It is verified by design and characterization. The capacitance is measured according to JEP147 (Procedure for measuring input capacitance using a vector network analyzer (VNA) with V_{DD1}, V_{DD2}, V_{DDQ}, V_{SS}, V_{SSQ} applied and all other pins floating.
- 3. Absolute value of C_{CK} t- C_{CK} c.
- 4. C₁ applies to CS_n, CKE, CAO-CA9, ODT.
- 5. $C_{DI}=C_{I}-0.5x(C_{CK_t}+C_{CK_c})$
- 6. DM loading matches DQ and DQS
- 7. MR3 I/O configuration DS OP3-OP0=4'b0001 (34.3 Ω typical)
- 8. Absolute value of C_{DQS_t} and C_{DQS_c} .
- 9. $C_{DIO} = C_{IO} 0.5x(C_{DQS_t} + C_{DQS_c})$ in byte-lane.

Refresh Requirement Parameters (256Mb x16)

Parameter	Symbol	Value	Unit
Number of Banks		2 (x16)	
Refresh Window T _{CASE} ≤ 85°C	t _{REFW}	32	ms
Required number of REFRESH commands (min)	R	4,096	
Average time between REFRESH commands	t _{REFlab}	7.8	μs
All Bank Refresh Cycle time	t _{RFCab}	90	ns



AC Characteristics

 $(T_{OPER} = -45^{\circ}C \text{ to } +105^{\circ}C, V_{DD1} = 1.7V \text{ to } 1.95V, V_{DD2}/V_{DDQ} = 1.14V \text{ to } 1.3V, V_{SS}/V_{SSQ} = 0V)$

Parameter	Svmbol	min/max					LP	DDR3				Unit
Parameter	Symbol	min/max	2133	1866	1600	1466	1333	1200	1066	800	333	MT/s
Max. Frequency		~	1066	933	800	733	667	600	533	400	166	MHz
			Clock T	iming								
Average Clock Period	t _{ck} (avg)	min	0.938	1.071	1.25	1.364	1.5	1.667	1.875	2.5	6	ns
Average Clock I chou	ick(av8)	max 100								115		
Average high pulse width	t _{cH} (avg)	min).45				t _{ck} (avg
Tiverage ingli puise widui	*CH(***8/	max).55				ICK(
Average low pulse width	t _{cı} (avg)	min).45				t _{ck} (av
		max).55				- CKY C
Absolute Clock Period	t _{CK} (abs)	min				t _{ck} (a	vg)(min)		r)(min)			ns
Absolute clock HIGH pulse width (with allowed jitter)	t _{CH} (abs)	min).43				t _{ck} (av
		max).57				4
Absolute clock LOW pulse width (with allowed jitter)	t _{CL} (abs)	min).43				t _{ck} (av
	1	max ·	50	60	70	7.5).57	00	100	150	
Clock Period Jitter (with allowed jitter)	t _{JIT} (per)	min	-50 50	-60 60	-70 70	-75 75	-80 80	-85 85	-90 90	-100 100	-150 150	ps
Maximum Clock Jitter between two consecutive clock	t _{JIT} (cc)	max	100	120	140	150	160	170	180	200	300	no
cycles (with allowed jitter)		max										ps
Duty cycle Jitter (with allowed jitter)	t _{JIT} (duty)	min				_					n)) x t _{CK} (avg)	ps
Data eyele victor (mar anomed sictor)	allowed	max						i –			x)) x t _{cK} (avg)	Po
Cumulative error across 2 cycles	t _{ERR} (2per)	min	-74	-88	-103	-111	-118	-125	-132	-147	-221	ps
	allowed	max	74	88	103	111	118	125	132	147	221	<u> </u>
Cumulative error across 3 cycles	t _{ERR} (3per)	min	-87	-105	-122	-131	-140	-149	-157	-175	-262	ps
·	allowed	max	87	105	122	131	140	149	157	175	262	
Cumulative error across 4 cycles	t _{ERR} (4per) allowed	min	-97 97	-117 117	-136	-146	-155 155	-165 165	-175 175	-194	-291	ps
	t _{ERR} (5per)	max	-105	-126	136 -147	146 -158	-168	-178	-188	194 -209	291	+-
Cumulative error across 5 cycles	allowed	min	105	126	147	158	168	178	188	209	-314 314	ps
	t _{ERR} (6per)	max min	-111	-133	-155	-166	-177	-189	-200	-222	-333	+
Cumulative error across 6 cycles	allowed	max	111	133	155	166	177	189	200	222	333	ps
	t _{ERR} (7per)	min	-116	-139	-163	-175	-186	-198	-209	-232	-348	+
Cumulative error across 7 cycles	allowed	max	116	139	163	175	186	198	209	232	348	ps
	t _{FRR} (8per)	min	-121	-145	-169	-181	-193	-205	-217	-241	-362	+
Cumulative error across 8 cycles	allowed	max	121	145	169	181	193	205	217	241	362	ps



P	G11						LPI	DDR3				Unit
Parameter Parameter	Symbol	min/max	2133	1866	1600	1466	1333	1200	1066	800	333	MT/s
Max. Frequency		~	1066	933	800	733	667	600	533	400	166	MHz
			Clock Tin	ning								
Cumulative error across 9 cycles	t _{ERR} (9per)	min	-125	-150	-175	-188	-200	-212	-224	-249	-374	
Cumulative error across 9 cycles	allowed	max	125	150	175	188	200	212	224	249	374	ps
Cumulative error across 10 cycles	t _{ERR} (10per)	min	-128	-154	-180	-193	-205	-218	-231	-257	-385	ne
Cumulative error across to cycles	allowed	max	128	154	180	193	205	218	231	257	385	ps
Cumulative error across 11 cycles	t _{ERR} (11per)	min	-132	-158	-184	-197	-210	-224	-237	-263	-395	ps
Cumulative error across 11 cycles	allowed	max	132	158	184	197	210	224	237	263	395	ps
Cumulative error across 12 cycles	t _{ERR} (12per)	min	-134	-161	-188	-202	-215	-229	-242	-269	-403	ps
Cumulative crioi across 12 cycles	allowed	max	134	161	188	202	215	229	242	269	403	ps
Cumulative error across $n = 13, 14 \cdots 49, 50$ cycles	t _{ERR} (nper)	min		t _{ERR} (n	per), allo	owed, mi	n = (1 + 0).68In(n)) x t _{JIT} (pe	er), allov	ved, min	ps
Cumulative error across ii = 13, 14 = 73, 30 cycles	allowed	max		t _{ERR} (np	per), allo	wed, ma	x = (1 + 0).68In(n)) x t _{JIT} (pe	er), allov	ved, max	ps
		ZQ Ca	Calibration Parameters									
Initialization Calibration Time	tzqinit	tzqinit min 1							μs			
Long Calibration Time	tzqcl	min	360							ns		
Short Calibration Time	t _{zqcs}	min	90							ns		
Calibration Reset Time	t _{zqreset}	min	max(50ns, 3 <i>n</i> CK)						ns			
		R	ead Paran	neters								
DQS output access time from CK_t/CK_c	t	min					2	500				ne
DQS output access time from CK_vCK_c	t _{DQSCK}	max					5	500				ps
DQSCK delta short	t _{DQSCKDS}	max	165	190	220	243	265	298	330	450	1080	ps
DQSCK delta medium	t _{DQSCKDM}	max	380	435	511	552	593	637	680	900	1900	ps
DQSCK delta long	t _{DQSCKDL}	max	460	525	614	674	733	827	920	1200	-	ps
DQS-DQ skew	t _{DQSQ}	max	100	115	135	150	165	185	200	240	500	ps
DQS Output High Pulse Width	t _{QSH}	min					t _{CH} (ab	s) - 0.05				t _{CK} (avg)
DQS Output Low Pulse Width	t _{QSL}	min					t _{CL} (ab	s) - 0.05				t _{CK} (avg)
DQ/DQS output hold time from DQS	t _{QH}	min					min(t _c	_{QSH} , t _{QSL})				ps
Read preamble	t _{rpre}	min	0.9							t _{CK} (avg)		
Read postamble	t _{RPST}	min	0.3						t _{CK} (avg)			
DQS low-Z from clock	t _{LZ(DQS)}	min	t _{DQSCK(min)} - 300						ps			
DQ low-Z from clock	t _{LZ(DQ)}	min	t _{DQSCK(min)} - 300						ps			
DQS high-Z from clock	t _{HZ(DQS)}	max	t _{DQSCK(max)} - 100						ps			
DQ high-Z from clock	t _{HZ(DQ)}	max	$t_{DQSCK(max)} - (1.4 \times t_{DQSQ(max)})$						ps			



D 4	G 1.1						LP	DDR3				Unit
Parameter	Symbol	min/max	2133	1866	1600	1466	1333	1200	1066	800	333	MT/s
Max. Frequency		~	1066	933	800	733	667	600	533	400	166	MHz
		7	Vrite Para	ameters								
DQ and DM input hold time (V_{REF} based)	t _{DH}	min	115	130	150	165	175	195	210	270	600	ps
DQ and DM input setup time (V_{REF} based)	t _{DS}	min	115	130	150	165	175	195	210	270	600	ps
DQ and DM input pulse width	t _{DIPW}	min	0.35									$t_{CK}(avg)$
Write command to 1st DQS latching transition	t _{DOSS}	min					().75				t _{CK} (avg)
write command to 1st DQ5 fatering transition	rDQSS	max					1	.25				t _{ck} (avg)
DQS input high-level width	t _{DQSH}	min						0.4				t _{ck} (avg)
DQS input low-level width	t_{DQSL}	min						0.4				t _{CK} (avg)
DQS falling edge to CK setup time	t _{DSS}	min						0.2				t _{CK} (avg)
DQS falling edge hold time from CK	t _{DSH}	min						0.2				t _{CK} (avg)
Write postamble	t _{WPST}	min						0.4				t _{CK} (avg)
Write preamble	t _{wpre}	min						0.8				t _{CK} (avg)
		CK	E Input Parameters									
CKE min. pulse width (high and low pulse width)	t _{CKE}	min	max(7.5ns, 3 <i>n</i> CK)							ns		
CKE input setup time	t _{ISCKE}	min	0.25								t _{ck} (avg)	
CKE input hold time	t _{IHCKE}	min	0.25								t _{CK} (avg)	
Command path disable delay	t_{CPDED}	min						2				$t_{CK}(avg)$
		Command			rameters							
Address & control input setup time (V_{REF} based)	t _{ISCA}	min	115	130	150	165	175	200	220	290	740	ps
Address & control input hold time (V_{REF} based)	t _{IHCA}	min	115	130	150	165	175	200	220	290	740	ps
CS_n input setup time (V_{REF} based)	t _{ISCS}	min	205	230	270	280	290	320	340	410	860	ps
CS_n input hold time (V _{REF} based)	t _{IHCS}	min	205	230	270	280	290	320	340	410	860	ps
Address & control input pulse width	t _{IPWCA}	min).35				t _{ck} (avg)
CS_n input pulse width	$t_{\sf IPWCS}$	min						0.7				t _{ck} (avg)
		Boot Paran	neters (10) MHz - :	55 MHz)							
Clock Cycle Time	t _{CKb}	max						100				ns
Clock Cycle Time	-CKD	min						18				113
CKE input setup time	t _{ISCKEb}	min	2.5								ns	
CKE input hold time	t _{IHCKEb}	min	2.5								ns	
Address & control input setup time	t _{ISb}	min	1150							ps		
Address & control input hold time	t _{IHb}	min	1150							ps		
DQS Output data access time from CK_t/CK_c	t _{DQSCKb}	min	2.0						ns			
	PUQSCKD	max	10.0						113			
Data strobe edge to output data edge	t_{DQSQb}	max		1.2								ns



Doministra	C1 - 1						LP	DDR3				Unit
Parameter	Symbol	min/max	2133	1866	1600	1466	1333	1200	1066	800	333	MT/s
Max. Frequency		~	1066	933	800	733	667	600	533	400	166	MHz
		Mode	Register	Paramet	ers							
Mode Register Write command period	t _{MRW}	min	min 10									$t_{CK}(avg)$
Mode Register Read command period	t _{MRR}	min						4				$t_{CK}(avg)$
$\label{eq:Additional time after txp has expired until MRR command} \\ \text{may be issued}$	t _{mrri}	min					t _{RC}	D(MIN)				ns
		C	ore Para	meters								
Read Latency	RL	min	16	14	12	11	10	9	8	6	3	$t_{CK}(avg)$
Write Latency (set A)	WL	min	8	8	6	6	6	5	4	3	1	t _{ck} (avg)
Write Latency (set B)	WL	min	13	11	9	9	8		·		1	(CK(CA.P)
ACT to ACT command period	t _{RC}	min				t _{RAS} + t _{RP}	_{ab} (with a	all-bank	Prechar	ge)		ns
CKE min. pulse width during Self-Refresh (low pulse width during Self-Refresh)	t _{ckesr}	min					max(15	ns, 3 <i>n</i> CI	<)			ns
Self refresh exit to next valid command delay	t _{xsr}	min				m	ax(t _{RFCab} -	+10ns, 2	n CK)			ns
Exit power down to next valid command delay	t _{XP}	min	max(7.5ns, 3 <i>n</i> CK)							ns		
CAS to CAS delay	t _{ccd}	min	n 4								t _{CK} (avg)	
Internal Read to Precharge command delay	t _{RTP}	min					max(7.5	īns, 4 n C	K)			ns
RAS to CAS Delay	t_{RCD}	min					max(18	ns, 3 <i>n</i> CI	<)			ns
Row Precharge Time (single bank)	t_{RPpb}	min					max(18	ns, 3 <i>n</i> CI	<)			ns
Row Precharge Time (all banks)	t_{RPab}	min					max(21	ns, 3 <i>n</i> CI	<)			ns
Row Active Time	t _{RAS}	min					max(42	ns, 3 <i>n</i> CI	<)			ns
Now Active Time	^L RAS	max						70				μs
Write Recovery Time	t _{wr}	min					max(15	ns, 4 <i>n</i> CI	<)			ns
Internal Write to Read command delay	t _{wtr}	min				max(7.51	ns, 4 <i>n</i> CK)			max(10ns, 4n CK)	ns
Active bank A to Active bank B	t _{RRD}	min						ns, 2 <i>n</i> CI	<)			ns
Four Bank Activate window	t _{FAW}	min				max(50r	ıs, 8 <i>n</i> CK)			max(60ns, 8n CK)	ns
Minimum Deep Power Down time	t_{DPD}	min	500							μs		
		С	DT Para	meters								
Asynchronous $R_{\mbox{\scriptsize TT}}$ turn-on delay from ODT input	t _{ODTon}	min max	1.75 3.5							ns		
		min						1.75				
Asynchronous R_{TT} turn-off delay from ODT output	t _{ODToff}	max						3.5				ns
Automatic R_{TT} turn-on delay after READ data	t _{AODTon}	max				t _{DQSCK} +	+ 1.4 x t _D	QSQ,max +	$t_{\text{CK}(\text{avg},\text{mi}}$	n)		ps



Danamatan	Symbol	min/max					LP	DDR3				Unit
Parameter Parameter	Symbol	min/max	2133	1866	1600	1466	1333	1200	1066	800	<i>333</i>	MT/s
Max. Frequency		~	1066	933	800	733	667	600	533	400	166	MHz
		(ODT Parai	meters								
Asynchronous R_{TT} turn-on delay from ODT input	t _{ODTon}	min						.75				ns
And the state of t	CODION	max						3.5				113
Asynchronous R_{TT} turn-off delay from ODT output	t _{ODToff}	min						1.75				ns
	-001011	max						3.5				- 110
Automatic R_{TT} turn-on delay after READ data	t _{AODTon}	max				t _{DQSCK} -	+ 1.4 x t _D			n)		ps
Automatic R_{TT} turn-off delay after READ data	t _{AODToff}	min					t _{DQSCK} ,	_{min} - 300				ps
$R_{\mbox{\scriptsize TT}}$ disable delay from power down, self refresh, and deep power down entry	t _{ODTd}	max						12				ns
$R_{\mbox{\scriptsize TT}}$ enable delay from power down, self refresh exit	t _{ODTe}	max						12				ns
		CA '	Training F	Paramete	ers							
First CA calibration command after CA calibration mode is programmed	t _{CAMRD}	min						20				t _{CK} (avg)
First CA calibration command after CKE is LOW	t _{CAENT}	min	10							t _{ck} (avg)		
CA calibration exit command after CKE is HIGH	t _{CAEXT}	min	10							t _{ck} (avg)		
CKE LOW after CA calibration mode is programmed	t _{cackel}	min	10							t _{ck} (avg)		
CKE HIGH after the last CA calibration results are driven	t _{cackeh}	min						10				t _{CK} (avg)
Data out delay after CA training calibration command is programmed	t _{ADR}	max						20				ns
MRW CA exit command to DQ tri-state	t _{MRZ}	min						3				ns
CA calibration command to CA calibration command delay	t _{CACD}	min					RU(t _{Al}	_{DR/} t _{CK}) +2	!			t _{ck} (avg)
		Write	Leveling	Paramet	ters							
DQS_t/DQS_c delay after write leveling mode is	t _{WLDOSEN}	min						25				ns
programmed	UWLDQSEN	max										115
First DQS_t/DQS_c edge after write leveling mode is	t _{wlmrd}	min	40						ns			
programmed	WLMRD	max								113		
Write leveling output delay	twio	min	0						ns			
	FWLO	max	20							113		
Write leveling hold time	t _{wlH}	min	135	150	175	190				205		ps
Write leveling setup time	t _{wls}	min	135 150 175 190 205						ps			
Mode Register set command delay	t _{MRD}	min	max(14ns, 10 <i>n</i> CK)						ns			
1.10do register set commune delay	max						113					



Danamatan	Crumb al						LPI	DDR3				Unit
Parameter Parameter	Symbol	min/max	2133	1866	1600	1466	1333	1200	1066	800	333	MT/s
Max. Frequency		~	1066	933	800	733	667	600	533	400	166	MHz
		Ter	Temperature Derating									
DQS output access time from CK_t/CK_c (derated)	t _{DQSCK}	max	5620							ps		
RAS to CAS delay (derated)	t_{RCD}	min		t _{RCD} + 1.875								ns
ACT to ACT command period (derated)	t _{RC}	min					t _{RC} +	1.875				ns
Row Active Time (derated)	t _{RAS}	min	t _{RAS} + 1.875								ns	
Row Precharge Time (derated)	t _{RP}	min	t _{RP} + 1.875							ns		
Active bank A to Active bank B (derated)	t _{RRD}	min	t _{RRD} + 1.875								ns	



5 Block Diagram

X16: 2 Banks




Figure 2 Block Diagram



6 Pin Function

CK_t, CK_c (input pins)

The CK_t and the CK_c are the master clock inputs. All inputs except DMs, DQSs and DQs are referred to the cross point of the CK_t rising edge and the CK_c falling edge. For read and write latency, DQS are referred to the cross point of CK and the /CK. When in a write operation, DMs and DQs are referred to the cross point of the DQS and the VDDQ/2 level. The other input signals are referred at CK_t rising edge.

CS_n (input pin)

When CS_n is low, commands and data can be input. When CS_n is high, all inputs are ignored. However, internal operations (bank activate, burst operations, etc.) are held.

CAO to CA9 (input pins)

These pins define the row & column addresses and operating commands (read, write, etc.) depend on their voltage levels. See "Addressing Table" and "Command operation".

Address Table

Page Size	Organization	Row address	Column address
2KB	x 16 bits	R0 to R12	C0 ^{*1} to C9

Command		DDR CA Pins										
Commana	CA0	CA1	CA2	CA3	CA4	CA5	CA6	CA7	CA8	CA9	CK edge	
Active			R8	R9	R10	R11	R12	BA0	BA1 *2	BA2*2	\uparrow	
Active	R0	R1	R2	R3	R4	R5	R6	R7			\rightarrow	
Write/Boad						C1	C2	BA0	BA1 *2	BA2*2	↑	
Write/Read	AP*3	C3	C4	C5	C6	C7	C8	C9			\downarrow	

Remarks: Rx = row address. Cx = column address

- 1. C0 is not present on the command & address, therefore C0 is implied to be zero.
- 2. BA0,1 & 2 are bank address signals and define to which bank an activate/read/write/precharge command is being applied. The memory array is divided into banks 0 and 1 for x16 (BA1 and BA2 don't care).
- 3. AP defines the precharge mode when a read command or a write command is issued. If AP = high during a read or write command, auto precharge function is enabled.



Bank Numbering and BA Input Table

x16	BA0
Bank0	L
Bank1	Н

Remarks: H = VIH, L = VIL.

CKE (input pin)

CKE controls power-down mode, self-refresh function and deep power-down function with other command inputs. The CKE level must be kept for 2 clocks at least if CKE changes at the crossing point of the CK_t rising edge and the CK_c falling edge with proper setup time t_{IS}, by the next CK t rising edge CKE level must be kept with proper hold time t_{IH}.

DQ0 to DQ15 (x16) - (input/output pins)

Data are input to and output from these pins.

DQSx, /DQSx (input/output pins, where x = 0 to 1)

DQS and /DQS provide the read data strobes (as output) and the write data strobes (as input). Each DQS (/DQS) pin corresponds to eight DQ pins, respectively (See DQS and DM Correspondence Table).

DM0 to DM1 (input pins)

DM is the reference signals of the data input mask function. DM is sampled at the crossing point of DQS and $V_{DDQ}/2$. When DM = high, the data input at the same timing are masked while the internal burst counter will be counting up.

[DM truth table]

Name (Functional)	DM	DQ	Note
Write enable	Ĺ	Valid	1
Write inhibit	Н	X	1

Notes:

1. Used to mask write data. Provided coincident with the corresponding data.

Each DM pin corresponds to eight DQ pins, respectively (See DQS and DM Correspondence Table).

[DQS and DM Correspondence Table]

Part Number	Organization	DQS	Data Mask	DQ
AD325616D-x	x 16 bits	DQS0, /DQS0	DM0	DQ0 to DQ7
	X 10 DICS	DQS1, /DQS1	DM1	DQ8 to DQ15

ODT (input pin, it is not available for this 134B package)

ODT turns on/off termination resistance for each DQ, DQS t, DQS c, and DM. See 9.1.19.

$V_{DD1}, V_{DD2}, V_{SS}, V_{DDQ}, V_{SSQ}$ (power supply)

 V_{DD1} , V_{DD2} and V_{SS} are power supply pins for internal circuits & command address input buffers. V_{DDQ} and V_{SSQ} are power supply pins for the output buffers.



7 Command Operation

Command Truth Table

The LPDDR3 RAM recognizes the following commands specified by the CS_n, CA0, CA1, CA2, CA3 and CKE at the rising edge of the clock.

- CAxr refers to the command/address bit x on the rising edge of clock. (↑)
- CAxf refers to the command/address bit x on the falling edge of clock. (\downarrow)

S. D. Teren	2 20 1110	.ommanu) Ck				18	2480	0.00		CA Pins					
Function	Symbol	Previous cycle	Current cycle	/cs	CA0	CA1	CA2	САЗ	CA4	CA5	CA6	CA7	CA8	CA9	CK edge
Mada wasiataa waita	A A D VA /			L	L	L	L	L	MA0	MA1	MA2	MA3	MA4	MA5	\uparrow
Mode register write	MRW	Н	Н	×	MA6	MA7	OP0	OP1	OP2	OP3	OP4	OP5	OP6	OP7	\downarrow
Mode register read	MRR	Н	Н	L	L	L	L	Н	MA0	MA1	MA2	MA3	MA4	MA5	\uparrow
Mode register read	IVINN	П		×	MA6	MA7					×				\downarrow
Refresh all banks	REFab	Н	Н	L	L	L	Н	н н х						↑	
Neiresii un buiks	KETUD			×						×					\downarrow
Self-refresh entry	SELF	Н	L	L	L	L	Н				×				1
Sen remesh entry	JELI	×		×						×					\downarrow
Bank activate	ACT	н	Н	L	L	Н	R8	R9	R10	R11	R12	BA0	BA1 ^{*2}	BA2*2	\uparrow
Danin addirace	7.0.			×	R0	R1	R2	R3	R4	R5	R6	R7	×	×	\downarrow
Write	WRIT	н	н	L	Н	L	L	RFU	RFU	C1	C2	BA0	BA1*2	BA2*2	1
				×	AP ^{*1}	C3	C4	C5	C6	C7	C8	C9	×	×	\downarrow
Read	READ	н	н	L	Н	L	Н	RFU	RFU	C1	C2	BA0	BA1 ^{*2}	BA2*2	1
				×	AP ^{*1}	C3	C4	C5	C6	C7	C8	C9	×	×	\downarrow
Precharge	PRE	Н	н	L	Н	Н	L	Н	AB	:	×	BA0	BA1 ^{*2}	BA2*2	↑
-				×		ı	× I . I								\downarrow
Deep power-down mode	DPDEN	Н	L	L	Н	Н	L ×							↑	
entry		×		×				<u> </u>		×					<u> </u>
No operation	NOP	Н	н	L	Н	Н	Н ×							<u> </u>	
				×		l	Ι	T		×					↓
Maintain PD/SREF/DPD	NOP	L	L	L	Н	Н	Н	<u> </u>			×				<u> </u>
				×						×					<u>↓</u>
No operation	NOP	Н	н	Н						×					<u> </u>
				×						×					<u>↓</u>
Maintain PD/SREF/DPD	DESL	L	L	H ×						×					↑ ↓
										×					→
Device deselect	DESL	н	H H ×							<u>^</u>					→
		Н		^ H						×					→
Power-down mode entry	PDEN	×	L	×						×					<u> </u>
Exit power-down/deep	PDEX,	L		Н						×					→
power-down mode, self	SELFX,		н							×					
refresh	DPDX	×		×						×					\downarrow

Remarks: $H = V_{IH}$, $L = V_{IL}$, $x = V_{IH}$ or V_{IL} , Rx = row address, Cx = column address,

AB = all banks or selected bank precharge.



- 1. AP high during a read or write command indicates that an auto precharge will occur to the bank associated with the read or write command.
- 2. Bank selects (BAO,1 & 2) determine which bank is to be operated upon. BA1 and BA2 don't care for x16.

Self-refresh exit and deep power-down exit are asynchronous.

- 3. CS_n and CKE are sampled at the rising edge of clock.
- 4. V_{REF} must be maintained during self-refresh and deep power-down operation.

Register Commands [MRR/MRW]

The register commands include both a mode register read (MRR) and a mode register write (MRW) command. The protocol provides support for a total of up to 256 8-bit registers, which will be either read-only, write-only, or both readable and writeable by the memory controller.

Refresh Commands [REF]

The refresh commands include an All Banks refresh command, and a self-refresh command. Entry into self-refresh mode will occur upon the transition of CKE from high to low.

Activate Command [ACT]

Only CA0r and CA1r are needed to encode this command. The remaining bits in the CA map specify the row and bank address.

Read/Write Commands [READ/WRIT]

The read and write commands indicate whether a read or write is desired. CAOr, CA1r, and CA2r are needed to encode either command. The remaining bits in the CA map are used to indicate the column address. A bit to indicate whether an auto precharge is desired is provided and is registered on CAOf of both read and write commands. Two bits in the read and write command encoding have been specified as Reserved for Future Use (RFU).

Precharge Commands [PRE]

The Precharge command requires that the bank be specified at command time only when the auto precharge bit indicates that an All Bank pre-charge is not desired (I.E. AB (CA4r) = 0). If the All Bank precharge bit is set (I.E. AB (CA4r) = 1), bank information is not required.

Power-down and Deep Power Down [PDEN/DPDEN]

Both power-down and deep power-down modes are supported by the protocol. In normal power-down mode all input and output buffers as well as CK_t and CK_c will be disabled. If all banks are precharged prior to entering power-down mode, the device will be said to be in Precharge power-down mode. If at least one bank is open while entering power-down mode, the SDRAM device will be said to be in Active power-down mode.

In Deep power-down mode all input/output buffers, CK_t, CK_c, and power to the array will be disabled. The contents of the SDRAM will be lost upon entry into deep power-down mode.

The command for entry into normal power-down mode requires that CS_n is high, while the command for entry into Deep power-down mode requires that CS_n be low. In both cases CKE will remain active and will be the mechanism by which the SDRAM is able to exit either power-down modes.

Exit Command [PDEX, DPDX, SELFX]

Exit from self-refresh, power down, or deep power-down modes requires a low to high transition of CKE.

No Operation Command [NOP]

NOP can either be issued using a command when CS_n is low or by simply deselecting CS_n.



CKE Truth Table

	СК	E	Command (n) *3		
Current state *2	Previous cycle (n-1) *1	Current cycle (n) *1	/CS, CA0r to CA3r	Operation (n) *3	Notes
Active/Idle power-down	L	L	×	Maintain power-down	8
Active/fule power-down	L	Н	DESL or NOP	Power-down exit	4
Doon nower down entry	L	L	×	Maintain power-down	8
Deep power-down entry	L	Н	DESL or NOP	Deep power-down exit	
Self-refresh	L	L	×	Maintain self-refresh	8
Sen-renesn	L	Н	DESL or NOP	Self-refresh exit	4, 7
Bank Active	Н	L	DESL or NOP	Active power down entry	4
All banks idle	Н	L	DESL or NOP	Precharge power down entry	4
All balles fule	Н	L	SELF	Self-refresh entry	5
Other	Н	Н	Refer to	the Command Truth Table	6

Remark: $H = V_{IH}$, $L = V_{IL}$, x = Don't care

- 1. CKE (n) is the logic state of CKE at clock edge n; CKE (n-1) was the state of CKE at the previous clock edge.
- 2. Current state is the state of the LPDDR3 RAM immediately prior to clock edge n.
- 3. Command (n) is the command registered at clock edge n, and operation (n) is a result of Command (n).
- 4. All states and sequences not shown are illegal or reserved unless explicitly described elsewhere in this document.
- 5. Self-refresh mode can only be entered from the all banks idle state.
- 6. Must be a legal command as defined in the command truth table.
- 7. Valid commands for deep power-down exit and power-down exit and self-refresh exit are NOP and DESL only.
- 8. Deep power-down, power-down and self-refresh cannot be entered while read/write operations, mode register read/write or precharge operations are in progress.
- 9. V_{REF} must be maintained during self-refresh operation.
- 10. Clock frequency may be changed or stopped during the active power-down or idle power-down state.



8 Simplified State Diagram




Figure 2 Simplified State Diagram



9 Operation of the LPDDR3 RAM

Read and write accesses to the LPDDR3 RAM are burst oriented; accesses start at a selected location and continue for the fixed burst length of eight in a programmed sequence. Accesses begin with the registration of an activate command, which is then followed by a read or write command. The address and BA bits registered coincident with the activate command is used to select the row and bank to be accessed (BAO selects the bank; RO to R12 selects the row). The address bits registered coincident with the read or write command are used to select the starting column location for the burst access.

Prior to normal operations, the LPDDR3 RAM must be initialized. The following sections provide detailed information covering device initialization; register definition, command descriptions and device operation.

LPDDR3 RAM Power-On and Initialization Sequence

9.1.1 Power Ramp and Device Initialization

Power Ramp

While applying power (after Ta), CKE shall be held at a logic low level ($\leq 0.2 \times V_{DD2}$), all other inputs shall be between V_{IL} (min) and V_{IH} (max). The LPDDR3 RAM device will only guarantee that outputs are in a high impedance state while CKE is held low. On or before the completion of the power ramp (Tb) CKE must be held low. Voltage levels at I/Os and outputs must be between V_{SSQ} and V_{DDQ} and Inputs must be between V_{SSQ} and V_{DDQ} during voltage ramp time to avoid latch-up.

The following conditions apply:

- Ta is the point where any power supply first reaches 300mV.
- After Ta is reached, V_{DD1} must be greater than V_{DD2} 200mV.
- After Ta is reached, V_{DD1} and V_{DD2} must be greater than V_{DDQ} 200mV.
- After Ta is reached, V_{REF} must always be less than all other supply voltages.
- The voltage difference between any of V_{SS}, and V_{SSQ} pins may not exceed 100mV.
- Tb is the point when all supply and reference voltages are within their respective min/max operating conditions.
- Power ramp duration t_{INITO} (Tb Ta) must be no greater than 20ms.

Beginning at Tb, CKE must remain LOW for at least t_{INIT1} = 100ns, after which it may be asserted HIGH. Clock must be stable at least t_{INIT2} = 5 t_{CK} prior to the first CKE LOW to HIGH transition (Tc). CKE, CS_n and CA inputs must observe setup and hold time (t_{IS} , t_{IH}) requirements with respect to the first rising clock edge (as well as to the subsequent falling and rising edges).

If any MRR commands are issued, the clock period must be within the range defined for t_{CKb} . MRW commands can be issued at normal clock frequencies as long as all AC timings are met. Some AC parameters (for example, t_{DQSCK}) could have relaxed timings (such as t_{DQSCKb}) before the system is appropriately configured. While keeping CKE HIGH, NOP commands must be issued for at least t_{INIT3} (Td). The ODT input signal may be in undefined state until t_{IS} before CKE is registered HIGH. When CKE is registered HIGH, the ODT input signal shall be statically held at either LOW or HIGH. The ODT input signal remains static until the power up initialization sequence is finished, including the expiration of t_{ZOINIT} .

Reset Command

After t_{INIT3} is satisfied, a MRW (Reset) command shall be issued (Td). Wait for at least $t_{\text{INIT4}} = 1 \mu \text{s}$ while keeping CKE asserted and issuing NOPs. Optionally PRECHARGE ALL command can be issued prior to the MRW RESET command.

Mode Register Reads and Device Auto-Initialization (DAI) polling

After t_{INIT4} is satisfied (Te), only MRR commands (including power-down entry/exit) are allowed. After Te, CKE can go LOW in alignment with power-down entry and exit specifications. MRR commands are only valid at this time if the CA bus does not need to be trained. CA Training may only begin after time Tf. User may issue MRR command to poll the DAI bit which will indicate if device auto initialization is complete; once DAI bit indicates completion, SDRAM is in idle state. Device will also be in idle state after t_{INIT5} (max) has expired (whether or not DAI bit has been read by MRR command). As the memory output buffers are not properly configured by Te, some AC parameters must have relaxed timings before the system is appropriately configured.



After the DAI-bit (MR0.DAI) is set to "ready" by the memory device, the device is in idle state (Tf). DAI status can be determined by an MRR command to MR0. The device sets the DAI bit no later than t_{INIT5} after the Reset command. The controller must wait at least t_{INIT5} (max) or until the DAI bit is set before proceeding.

ZQ Calibration

If CA Training is not required, the MRW initialization calibration (ZQ_CAL) command can be issued to the memory (MR10) after time Tf. If CA Training is required, the CA Training may begin at time Tf. See CA Training command. No other CA commands (other than RESET or NOP) may be issued prior to the completion of CA Training. At the completion of CA Training (Tf'), the MRW initialization calibration (ZQ_CAL) command can be issued to the memory (MR10).

This command is used to calibrate output impedance over process, voltage, and temperature. In systems where more than one LPDDR3 device exists on the same bus, the controller must not overlap MRW ZQ_CAL commands. The device is ready for normal operation after $t_{ZQ|N|T}$.

Normal Operation

After t_{ZQINIT} (Tg), MRW commands must be used to properly configure the memory, for example the output buffer driver strength, latencies etc. Specifically, MR1, MR2, and MR3 must be set to configure the memory for the target frequency and memory configuration.

After the initialization sequence is complete, the device is ready for any valid command. After Tg, the clock frequency may be changed using the procedure described in section Input Clock Stop and Frequency Change during Power-Down of this specification.



9.1.2 <u>Timing Parameters for Initialization</u>

	Va	lue		
Symbol	min.	тах.	Unit	Test Condition
t _{INITO}		20	ms	Maximum Power Ramp Time
t _{INIT1}	100	-	ns	Minimum CKE low time after completion of power ramp
t _{INIT2}	5		tCK	Minimum stable clock before first CKE high
t _{INIT3}	200		μs	Minimum Idle time after first CKE assertion
t _{INIT4}	1		μs	Minimum Idle time after Reset command
t _{INIT5}	1	10	μs	Maximum duration of Device Auto-Initialization
t _{zQINIT}	1		μs	ZQ initial calibration
t _{CKBOOT}	18	100	ns	Clock cycle time during boot

See Figure 2 in JEDEC Standard No. 209-3B

Initialization After RESET (without power ramp)

If the RESET command is issued before or after the power-up initialization sequence, the re-initialization procedure must begin at Td.

Power-off Sequence

The following procedure is required to power off the device.

While powering off, CKE must be held LOW (≤0.2 × V_{DD2});.all other inputs must be between V_{ILmin} and V_{IHmax}.

The device outputs remain at High-Z while CKE is held LOW.

DQ, DM, DQS_t, and DQS_c voltage levels must be between V_{SSQ} and V_{DDQ} during the power-off sequence to avoid latch-up.

CK_t, CK_c, CS_n, and CA input levels must be between V_{SS} and V_{DD2} during the power-off sequence to avoid latch-up.

Tx is the point where any power supply drops below the minimum value specified.

Tz is the point where all power supplies are below 300mV. After Tz, the device is powered off (see the following Table).

Between	Applicable Conditions
Tx and Tz	V _{DD1} must be greater than V _{DD2} 200mV
Tx and Tz	V _{DD1} must be greater than V _{DDQ} 200mV
Tx and Tz	V _{REF} must always be less than all other supply voltages

The voltage difference between any of V_{SS} and V_{SSQ} pins must not exceed 100mV.

Uncontrolled Power-Off Sequence

When an uncontrolled power-off occurs, the following conditions must be met:

At Tx, when the power supply drops below the minimum values specified, all power supplies must be turned off and all power-supply current capacity must be at zero, except for any static charge remaining in the system..

Power-up, Initialization, and Power-off (cont'd)

After Tz (the point at which all power supplies first reach 300mV), the device must power off. During this period, the relative voltage between power supplies is uncontrolled. V_{DD1} and V_{DD2} must decrease with a slope lower than 0.5 V/ μ s between Tx and Tz.

An uncontrolled power-off sequence can occur a maximum of 400 times over the life of the device.

	Val	lue		
Symbol	min.	min. max.		Comment
t _{POFF}		2	S	Maximum Power-Off ramp time



Programming the Mode Register

9.1.3 <u>Mode Register Assignment</u>

MR No.	MA [7:0]	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	Remark
0	00h	Device Info.	R	RL3 WL (Set B) (RFU) 00		0	(RFU)		DAI	See MR0		
1	01h	Device Feature 1	W	nWR (for AP) (RFU) BL						See MR1		
2	02h	Device Feature 2	W	WR Lev	WL Select	I (REII) I nWRE I RI & WI						See MR2
3	03h	I/O Config-1	W		(RI	FU)			D	S		See MR3
4	04h	Refresh Rate	R	TUF (RFU) Refresh Rate					See MR4			
5	05h	Basic Config-1	R	Company ID					See MR5			
6	06h	Basic Config-2	R	Revision ID1						See MR6		
7	07h	Basic Config-3	R	Revision ID2						See MR7		
8	08h	Basic Config -4	R	I/O Width Density Type					See MR8			
9	09h	Test Mode	W	Vendor-Specific Test Mode						See MR9		
10	0Ah	IO Calibration	W				Calibrati	ion Code	е			See MR10
11	0Bh	ODT Feature	W			(RFU)			PD CTL	DQ	ODT	See MR11
12:15	0Ch TO 0Fh	Reserved					(RI	FU)				
16	10h	PASR_Bank	W				Bank	Mask				See MR16
17:31	11h to 1Fh	Reserved					(RI	FU)				
32	20h	DQ Calibration Pattern A	R			S	ee DQ C	alibratio	on			See MR32
40	28h	DQ Calibration Pattern B	R			S	ee DQ C	alibratio	on			See MR40
41	29h	CA Training 1	W				See CA	Training	5			See MR41
42	2Ah	CA Training 2	W	See CA Training					See MR42			
48	30h	CA Training 3	W	See CA Training				See MR43				
49:62	31h to 3Eh	Reserved		(RFU)								
63	3FH	Reset	W	×				See MR63				
64:255	40h to FFh	Reserved					(RI	FU)				

- 1. RFU bits shall be set to '0' during mode register writes.
- 2. RFU bits shall be read as '0' during mode register reads.
- 3. All mode registers that are specified as RFU or write-only shall return undefined data when read and DQS_t, DQS_c shall be toggled.
- 4. All mode registers that are specified as RFU shall not be written.
- 5. See vendor device datasheets for details on vendor-specific mode registers.
- 6. Writes to read-only registers shall have no impact on the functionality of the device.



MR0 Device Information

	OP7	OP6	OP5	OP4	ОР3	OP2	OP1	OP0
MR0	RL3	WL (Set B)	(RFU)	RZQI (o	ptional)	(RI	=U)	DAI

Device Auto-Initialization	Read-only	OP[0]	0	DAI complete	
Device Auto-Illitialization	Read-Offiy	OF[0]	1	DAI still in progress	
RZQI	Read-only	OP[4:3]	00	RZQ self test not supported	1-4
WL (Set B) Support	Read-only	OP[6]	1	DRAM supports WL (Set B)	supported
RL3 Option Support	Read-only	OP[7]	1	DRAM supports RL=3, nWR=3, WL=1 for frequencies ≤ 166	supported

MR1 Device Feature

	OP7	OP6	OP5	OP4	ОР3	OP2	OP1	ОР0	
MR1	n۱	VR (for A	AP)	(RI	FU)	BL			

BL	Write-only	OP[2:0]	011	BL8 (defualt)	
BL	vviite-only	OF[2.0]	others	reserved	
				If nWRE (MR2 OP[4]) = 0	
			001	nWR=3 (optional)	
			100	nWR=6	
			110	nWR=8	
	Write-only	OP[7:5]	111	nWR=9	
nWR				If nWRE (MR2 OP[4]) = 1	1
			000	nWR=10 (default)	•
			001	nWR=11	
			010	nWR=12	
			100	nWR=14	
			110	nWR=16	
			others	reserved	

Notes:

1. Programmed value in nWR register is the number of clock cycles which determines when to start internal precharge operation for a write burst with AP enabled. It is determined by RU(tWR/tCK).

				В	urst Cy	ıcle N	umbei	and E	Burst A	Addres	ss
C2	C1	СО	BL	1	2	3	4	5	6	7	8
0	0	0		0	1	2	3	4	5	6	7
0	1	0	8	2	3	4	5	6	7	0	1
1	0	0	٥	4	5	6	7	0	1	2	3
1	1	0		6	7	0	1	2	3	4	5

- 1. C0 input is not present on CA bus. It is implied zero.
- 2. The burst address represents C2-C0.



MR2 Device Feature

			OP6				OP2	OP1	OP0
Γ,	MD2	WR	WL	(DELI)	nWRE	RL & WL			
ľ	IVIKZ	Lev	Select	(RFU)			NL 0	K VVL	

	•	T	
			If OP[6] = 0 (WL Set A, default)
			0001 RL = 3 / WL = 1 (≤ 166 MHz)
			0100 RL = 6 / WL = 3 (≤ 400 MHz)
			0110 RL = 8 / WL = 4 (≤ 533 MHz)
			0111 RL = 9 / WL = 5 (≤ 600 MHz)
			1000 RL = 10 / WL = 6 (≤ 677 MHz, default)
			1001 RL = 11 / WL = 6 (≤ 733 MHz)
			1010 RL = 12 / WL = 6 (≤ 800 MHz)
			1100 RL = 14 / WL = 8 (≤ 933 MHz)
			1110 RL = 16 / WL = 8 (≤ 1066 MHz)
RL & WL	Write-only	OP[3:0]	others reserved
KL & WL	vviite-only	UP[3:U]	If OP[6] = 1 (WL Set B)
			0001 RL = 3 / WL = 1 (≤ 166 MHz)
			0100 RL = 6 / WL = 3 (≤ 400 MHz)
			0110 RL = 8 / WL = 4 (≤ 533 MHz)
			0111 RL = 9 / WL = 5 (≤ 600 MHz)
			1000 RL = 10 / WL = 8 (≤ 677 MHz, default)
			1001 RL = 11 / WL = 9 (≤ 733 MHz)
			1010 RL = 12 / WL = 9 (≤ 800 MHz)
			1100 RL = 14 / WL = 11 (≤ 933 MHz)
			1110 RL = 16 / WL = 13 (≤ 1066 MHz)
			others reserved
nWRE	Write-only	OP[4]	0 enable nWR programming ≤ 9
IIVVICE	write-only	UP[4]	1 enable nWR programming > 9 (default)
WL Select	Write-only	OBIGI	0 Select WL Set A (default)
WL Select	write-only	OP[6]	1 Select WL Set B
WR Leveling	Write-only	OD[7]	0 disable (default)
vvn tevelilig	write-only	OP[7]	1 enable



MR3 I/O Configuration 1

	OP7	OP6	OP5	OP4	ОР3	OP2	OP1	ОР0	
MR3		(RI	U)		DS				

			0001 34.3Ω typical pull-down/pull-up
			0010 40Ω typical pull-down/pull-up (default)
			0011 48Ω typical pull-down/pull-up
			0100 60Ω typical pull-down/pull-up
DS	Write-only	OP[3:0]	0110 80Ω typical pull-down/pull-up
			1001 34.3 Ω typical pull-down, 40 Ω typical pull-up
			1010 40Ω typical pull-down, 48Ω typical pull-up
			1011 34.3 Ω typical pull-down, 48 Ω typical pull-up
			others reserved

MR4 Device Temperature

	OP7	OP6	OP5	OP4	ОР3	OP2	OP1	OP0
MR4	TUF		(RI	FU)		SDRAI	M Refres	h Rate

			000	SDRAM Low temperature operating limit exceeded		
			001	4x t _{REFI} , 4x t _{REFIpb} , 4x t _{REFW}		
			010	2x t _{REFi} , 2x t _{REFIpb} , 2x t _{REFW}		
SDRAM Refresh Rate	Read-only	OP[2:0]	011	1x t _{REFI} , 1x t _{REFIpb} , 1x t _{REFW}		
SDIAW Neiresii Nate	Read-Only	OF[2.0]	100	0.5x t _{REFi} , 0.5x t _{REFipb} , 0.5x t _{REFW} , do not de-rate SDRAM AC timing		
			101	0.25x t _{REFI} , 0.25x t _{REFIpb} , 0.25x t _{REFW} , do not de-rate SDRAM AC timing		
			110	0.25x t _{REFI} , 0.25x t _{REFIpb} , 0.25x t _{REFW} , de-rate SDRAM AC timing		
			111	SDRAM High temperature operating limit exceeded		
Temperature Update	Read-only	OP[7]	0	OP[2:0] value has not changed since last read of MR4		
Flag (TUF)	Reau-Offiy		1	OP[2:0] value has changed since last read of MR4		

Note 1: A Mode Register Read from MR4 will reset OP7 to '0'.

Note 2: OP7 is reset to '0' at power-up. OP[2:0] bits are undefined after power-up.

Note 3: If OP2 equals '1', the device temperature is greater than $85\Omega^{\circ}$ C.

Note 4: OP7 is set to '1' if OP2:OP0 has changed at any time since the last read of MR4.

Note 5: SDRAM might not operate properly when OP[2:0] = 3'b000 or 3'b111.

Note 6: For specified operating temperature range and maximum operating temperature refer to 0.

Note 7: LPDDR3 devices shall be de-rated by adding 1.875ns to the following core timing parameters: t_{RCD} , t_{RC} , t_{RAS} , t_{RP} , and t_{RRD} . t_{DQSCK} shall be de-rated according to the t_{DQSCK} de-rating in **AC Characteristics**. Prevailing clock frequency spec and related setup and hold timings shall remain unchanged.

Note 8: See 9.1.18 for information on the recommended frequency of reading MR4.




MR5 Basic Configuration 1




		AP Memory	11111101	7[7:0]	\top	Read-only	LPDDR3 Manufacturer ID	
--	--	-----------	----------	--------	--------	-----------	------------------------	--

MR6 Basic Configuration 2



Davidala a ID1	Deed sub-	00[7.0]	0000000	A	
Revision ID1	Read-only	OP[7:0]	00000000	A-version	

MR7 Basic Configuration 3



Revision ID2	Read-only	OP[7:0]	00000000	A-version	

MR8 Basic Configuration

	OP7	OP6	OP5	OP4	ОР3	OP2	OP1	OP0
MR	1/0 \	Nidth		Der	sity		Ту	pe

Туре	Read-only	OP[1:0]	11	S8 SDRAM		
Туре	Reau-Offiy	OF[1.0]	others	reserved		
			0010	256Mb	25CMh is sus sielle	
Density	Read-only OP[5:	OP[5:2]	0011	512Mb	256Mb is specially configured	
			others	reserved	comigured	
		OP[7:6]	00	x32		
I/O Width	Read-only		01	x16		
			others	reserved		



MR9 Test Mode

	OP7	OP6	OP5	OP4	ОР3	OP2	OP1	OP0
MR9			vend	lor-speci	fic test r	node		

Failed Die	Read-only	OP[4]	0	Pass (default)	
railed Die			1	Fail	
Tested Die		OP[5]	0	Reserved	
			1	Reserved	

MR10 Calibration

	OP7	OP6	OP5	OP4	ОР3	OP2	OP1	OP0			
MR10		Calibration Code									

Calibration Code Wri		OP[7:0]	'hFF	Calibration command after initialization	
			'hAB	Long calibration	
	Write-only		'h56	Short calibration	
			'hC3	ZQ Reset	
			others	reserved	

Note 1: Host processor shall not write MR10 with "Reserved" values.

Note 2: LPDDR3 devices shall ignore calibration command when a "Reserved" value is written into MR10.

Note 3: See AC timing table for the calibration latency.

Note 4: If ZQ is connected to V_{SS} through R_{ZQ} , either the ZQ calibration function (see 0) or default calibration (through the ZQRESET command) is supported. If ZQ is connected to V_{DD2} , the device operates with default calibration, and ZQ calibration commands are ignored. In both cases, the ZQ connection shall not change after power is applied to the device.

Note 5: LPDDR3 devices that do not support calibration shall ignore the ZQ Calibration command.

Note 6: Optionally, the MRW ZQ Initialization Calibration command will update MR0 to indicate RZQ pin connection.

MR11 ODT Control (it would be at disable for this 134B package)

	OP7	OP6	OP5	OP4	ОР3	OP2	OP1	OP0
MR11		RFU					DQ	ODT

DQ ODT Write-only		OP[1:0]	00	Disable (default)	
	Write only		01	R _{ZQ} /4 (see Note 1)	
	write-only		10	R _{ZQ} /2	
			11	$R_{ZQ}/1$	
PD Control	Write-only	OP[2]	0	ODT disabled by DRAM during power down (default)	
PD Control	write-only		1	ODT enabled by DRAM during power down	


Note 1: $R_{ZO}/4$ shall be supported for LPDDR3-1866 and LPDDR3-2133 devices. $R_{ZO}/4$ support is optional for LPDDR3-1333 and LPDDR3-1600 devices. Consult manufacturer specifications for $R_{ZO}/4$ support for LPDDR3-1333 and LPDDR3-1600.

35 of 55

Rev. 0.4 Jul. 29, 2022



MR16 PASR Bank Mask



Bank [7:0] Mask	Write-only O	OP[7:0]	0	refresh enabled to the bank (=unmasked, default)
Dalik [7.0] IVIdSK		OP[7:0]	1	refreshed blocked (=masked)

OP	Bank Mask	8-Bank SDRAM	x16
0	XXXXXXX1	Bank 0	x16
1	XXXXXX1X	Bank 1	x16

MR32 & MR40 DQ Calibration Patterns

		OP7	OP6	OP5	OP4	ОР3	OP2	OP1	OP0			
	MR32		DQ Calibration Pattern "A"									
ſ	MR40		DQ Calibration Pattern "B"									

LPDDR3 devices feature a DQ Calibration function that outputs one of two predefined system timing calibration patterns. A Mode Register Read to MR32 (Pattern "A") or MR40 (Pattern "B") will return the specified pattern on DQ[0] and DQ[8] for x16 devices, and DQ[0], DQ[8], DQ[16], and DQ[24] for x32 devices. For x16 devices, DQ[7:1] and DQ[15:9] may optionally drive the same information as DQ[0] or may drive 'b0 during the MRR burst. For x32 devices, DQ[7:1], DQ[15:9], DQ[23:17], and DQ[31:25] may optionally drive the same information as DQ[0] or may drive 'b0 during the MRR burst.

		Bit Time							
		0	1	2	3	4	5	6	7
DQ Calibration Pattern "A"	Read-only	1	0	1	0	1	0	1	0
DQ Calibration Pattern "B"	Read-only	0	0	1	1	0	0	1	1

[See Figure 37 in JEDEC Standard No. 209-3B]



MR41, MR42 & MR48 CA Training

	OP7	OP6	OP5	OP4	ОР3	OP2	OP1	OP0
MR41		CA Training Entry						
MR42		CA Training Exit						
MR48			C	A Trainin	g Mappi	ng		

CA Training Sequence:

CA Training mode entry (MRW to MR41).

CA Training session: CAO, CA1,...CA8 (see Table 2)

CA to DQ mapping change (MRW to MR48).

Additional CA Training session: Calibrate remaining CA pins (CA4 and CA9) (see Table 3)

CA Training mode exit (MRW to MR42).

[See Figure 44 in JEDEC Standard No. 209-3B]

The LPDDR3 SDRAM may not properly recognize a Mode Register Write command at normal operation frequency before CA Training is completed. Special encodings are provided for CA Training mode enable/disable. MR 41 and MR42 encodings are selected so that rising edge and falling edge values are the same. The LPDDR3 SDRAM will recognize MR41, MR42, and MR48 at normal operation frequency even before CA timing adjustment is finished.

Table 1: CA Training encodings

	CLK edge	CA0	CA1	CA2	CA3	CA4	CA5	CA6	CA7	CA8	CA9
CA Training mode enable	Rising Edge	L	L	L	L	Н	L	L	Н	L	Н
OP='b1010_0100 ('hA4)	Falling Edge	L	L	L	L	Н	L	L	Н	L	Н
CA Training mode disable	Rising Edge	L	L	L	L	L	Н	L	Н	L	Н
OP='b1010_1000 ('hA8)	Falling Edge	L	L	L	L	L	Н	L	Η	_	Н
CA Training mapping	Rising Edge	L	L	L	L	L	L	L	L	Н	Н
OP='b1100_0000 ('hC0)	Falling Edge	L	L	L	L	L	L	L	L	Η	Н

Calibration data will be output through DQ pins. CA to DQ mapping is described in Table 2.

After timing calibration with MR41 is finished, users will issue MRW to MR48 and calibrate remaining CA pins (CA4 and CA9) using (DQ0/DQ1 and DQ8/DQ9) as calibration data output pins (see Table 3).

CA Training timing values are specified in AC Characteristics.

Table 2: CA to DQ mapping (via MR41)

	CLK edge	CA0	CA1	CA2	CA3	CA5	CA6	CA7	CA8
CA Training mode enabled with	Rising Edge	DQ0	DQ2	DQ4	DQ6	DQ8	DQ10	DQ12	DQ14
MR41	Falling Edge	DQ1	DQ3	DQ5	DQ7	DQ9	DQ11	DQ13	DQ15


Table 3: CA to DQ mapping (via MR48)

	CLK edge	CA4	CA9
CA Training mode enabled with	Rising Edge	DQ0	DQ8
MR48	Falling Edge	DQ1	DQ9

Note 1: Other DQs must have valid output (either HIGH or LOW)



MR63 Reset



The MRW RESET command brings the device to the device auto-initialization (resetting) state in the power-on initialization sequence. The MRW RESET command can only be issued from an all bank idle state. This command resets all mode registers to their default values. After MRW RESET, boot timings must be observed until the device initialization sequence is complete and the device is in the idle state. Array data is undefined after the MRW RESET command.

If the initialization is to be performed at-speed (greater than the recommended boot clock frequency), then CA Training may be necessary to ensure setup and hold timings. Since the MRW RESET command is required prior to CA Training it may be difficult to meet setup and hold requirements. User may however choose the OP code 'hFC. This encoding ensures that no transitions are required on the CA bus between rising and falling clock edge. Prior to CA Training, it is recommended to hold the CA bus stable for one cycle prior to, and once cycle after, the issuance of the MRW RESET command to ensure setup and hold timings on the CA bus.

[See Figure 39 in JEDEC Standard No. 209-3B]



LPDDR3 Command Definitions and Timing Diagrams

9.1.4 Bank Activate Command [ACT]

The bank activate command is issued by holding CS_n LOW, CA0 LOW, and CA1 HIGH at the rising edge of the clock. The bank addresses BA0 & 1 are used to select the desired bank. Row addresses are used to determine which row to activate in the selected bank. The Bank Activate command must be applied before any read or write operation can be executed. Immediately after the Bank Activate command, the LPDDR3 RAM can accept a read or write command on the following clock cycle at time t_{RCD} after the activate command is sent. Once a bank has been activated it must be precharged before another bank activate command can be applied to the same bank. The bank activation and precharge times are defined as t_{RAS} and t_{RP} , respectively. The minimum time interval between successive bank activate commands to the same bank is determined by the RAS cycle time of the device (t_{RC}). The minimum time interval between successive bank activation commands to the different bank is determined by (t_{RRD}).

[See Figure 3 in JEDEC Standard No. 209-3B]

9.1.5 Read and Write Access Modes

After a bank has been activated, a read or write cycle can be executed. This is accomplished by setting CS_n LOW, CA0 HIGH, and CA1 LOW at the rising edge of the clock. CA2r must also be defined at this time to determine whether the access cycle is a read operation (CA2r HIGH) or a write operation (CA2r LOW).

The LPDDR3 RAM provides a fast column access operation. A single read or write command will initiate a serial read or write operation on successive clock cycles. Burst interrupts are not allowed. The minimum CAS to CAS delay is defined by t_{CCD} .

9.1.6 Burst Read Command [READ]

The Burst READ command is initiated by having CS_n LOW, CA0 HIGH, CA1 LOW and CA2 HIGH at the rising edge of the clock. The address inputs, CA5r to CA6r and CA1f to CA7f, determine the starting column address for the burst. The Read Latency (RL) is defined from the rising edge of the clock on which the READ command is issued to the rising edge of the clock from which the t_{DQSCK} delay is measured. The first valid datum is available RL x t_{CK} + t_{DQSCK} + t_{DQSQ} after the rising edge of the clock where the READ command is issued. The data strobe output (DQS) is driven LOW t_{RPRE} before valid data (DQ) is driven onto the data bus.

The first bit of the burst is synchronized with the first rising edge of the data strobe (DQS). Each subsequent dataout appears on the DQ pin in phase with the DQS signal in a source synchronous manner. The RL is programmed in the mode registers.

Pin timings are measured relative to the cross point of DQS and its complement, /DQS.

[See Figures 7 - 12 in JEDEC Standard No. 209-3B

The minimum time from the burst READ command to the burst WRITE command is defined by the Read Latency (RL) and the Burst Length (BL). Minimum read to write latency is RL + RU($t_{DQSCKmax}/t_{CK}$) + BL/2 + 1 – WL.

[See Figure 13 in JEDEC Standard No. 209-3B]

The seamless burst READ operation is supported by enabling a READ command at every 4th clock cycle for BL = 8 operation. This operation is allowed regardless of whether accessing same or different banks as long as the accessed banks are activated.

9.1.7 Burst Write Command [WRIT]

The burst WRITE command is initiated by having CS_n LOW, CA0 HIGH, CA1 LOW and CA2 LOW at the rising edge of the clock. The address inputs determine the starting column address. The first valid data is available Write Latency (WL) x $t_{CK} + t_{DQSS}$ from the rising edge of the clock from which the Write command is issued. The data strobe signal (DQS) must be driven for time t_{WPRE} as shown in Figure 17 prior to data input. The burst cycle data bits must be applied to the DQ pins t_{DS} prior to the associated edge of the DQS and held valid until t_{DH} after that edge. Burst data is sampled on successive edges of the DQS until



the 8-bit burst length is completed. After a burst WRITE operation, t_{WR} must be satisfied before a precharge command to the same bank can be issued. Pin input timings are measured relative to the crosspoint of DQS_t and its compliment, DQS_c.

[See Figure 15 - 16 in JEDEC Standard No. 209-3B]

tWPRE Calculation

[See Figure 17 in JEDEC Standard No. 209-3B]

tWPST Calculation

[See Figure 18 in JEDEC Standard No. 209-3B]

[See Figure 19 in JEDEC Standard No. 209-3B]

Note 1: The minimum number of clocks from the burst write command to the burst read command for any bank is $[WL + 1 + BL/2 + RU(t_{WTR}/t_{CK})].$

Note 2: twtr starts at the rising edge of the clock after the last valid input datum.

[See Figure 20 in JEDEC Standard No. 209-3B]

Note 1: The seamless burst write operation is supported by enabling a write command every four clocks for BL = 8 operation. This operation is allowed for any activated bank.

Write Data Mask

On LPDDR3 devices, one write data mask (DM) pin for each data byte (DQ) is supported, consistent with the implementation on LPDDR2 SDRAM. Each DM can mask its repective DQ for any given cycle of the burst. Data mask timings match data bit timing, but are inputs only. Internal data-mask loading is identical to data-bit loading to ensure matched system timing. For data mask timing, see Figure 21.

[See Figure 21 in JEDEC Standard No. 209-3B]



9.1.8 Precharge Command [PRE]

The PRECHARGE command is used to precharge or close a bank that has been activated. The PRECHARGE command is initiated by having CS_n LOW, CA0 HIGH, CA1 HIGH, CA2 LOW, and CA3 HIGH at the rising edge of the clock. The precharge command can be used to precharge each bank independently or all banks simultaneously. The AB flag and the bank address bits BA[1:0] are used to determine which bank(s) to precharge. The precharged bank(s) will be available for subsequent row access t_{RPab} after an all-bank PRECHARGE command is issued, or t_{RPpb} after a single-bank PRECHARGE command.

To ensure that LPDDR3 devices can meet the instantaneous current demand required to operate, the row-precharge time for an all-bank PRECHARGE (t_{RPab}) will be longer than the row PRECHARGE time for a single-bank PRECHARGE (t_{RPpb}). Activate to Precharge timing is shown in Figure 3.

AB (CA4r)	BA2 (CA9r)	BA1 (CA8r)	BAO (CA7r)	Precharged Bank(s)
L	L	L	L	Bank 0 only
L	L	L	Н	Bank 1 only

Remark: $H = V_{IH}$, $L = V_{IL}$, $\times = V_{IH}$ or V_{IL}

Burst Read Operation Followed by Precharge

For the earliest possible precharge, the PRECHARGE command can be issued BL/2 clocks after a READ command. A new bank ACTIVATE command can be issued to the same bank after the row PRECHARGE time (t_{RP}) has elapsed. A PRECHARGE command cannot be issued until after t_{RAS} is satisfied. The minimum READ to PRECHARGE spacing must also satisfy a minimum analog time from the rising clock edge that initiates the last 8-bit prefretch of a READ command. This time is called t_{RTP} (Read to Precharge) and begins BL/2 – 4 clock cycles after the READ command. For LPDDR3 READ-to-PRECHARGE timings see Table 4.

[See Figure 22 in JEDEC Standard No. 209-3B]

Burst Write Operation Followed by Precharge

For WRITE cycles, a WRITE recovery time (t_{WR}) must be provided before a PRECHARGE COMMAND CAN BE ISSUED. This delay is referenced from the last valid burst input data to the completion of the burst WRITE. A PRECHARGE command must not be issued prior to the t_{WR} delay. For LPDDR3 WRITE-to-PRECHARGE timings see Table 4.

LPDDR3 devices write data to the array in prefetch multiples (prefetch = 8). An internal WRITE operation can only begin after a prefetch group has been completely latched, so t_{WR} starts at prefetch boundaries. The minimum WRITE-to-PRECHARGE time for commands to the same bank is WL + BL/2 + 1 + RU(t_{WR}/t_{CK}) clock cycles.

[See Figure 23 in JEDEC Standard No. 209-3B]



9.1.9 <u>Auto Precharge Operation</u>

Before a new row in an active bank can be opened, the active bank must be precharged using either the PRECHARGE command or the auto precharge function. When a READ or a WRITE command is given to the device, the AP bit (CAOf) can be set to enable the active bank to automatically begin precharge at the earliest possible moment during the burst READ or WRITE cycle.

If AP is LOW when the READ or WRITE command is issued, then normal READ or WRITE burst operation is executed and the bank remains active at the completion of the burst sequence.

If AP is HIGH when the READ or WRITE command is issued, then the auto precharge function is engaged. This feature enables the PRECHARGE operation to be partially or completely hidden during burst READ cycles (dependent upon READ or WRITE latency) thus improving system performance for random data access.

Burst Read with Auto Precharge

If AP (CA0f) is HIGH when a READ command is issued, the READ with auto-precharge function is engaged. LPDDR3 devices start an auto-precharge operation on the rising edge of the clock BL/2 or BL/2 $- 4 + RU(t_{RTP}/t_{CK})$ clock cycles later than the READ with AP command, whichever is greater. For LPDDR3 auto-precharge calculations see Table 4. Following an auto-precharge operation, an ACTIVATE command can be issued to the same bank if the following two conditions are satisfied simultaneously:

The RAS precharge time (tRP) has been satisfied from the clock at which the auto-precharge begins.

The RAS cycle time (t_{RC}) from the previous bank activation has been satisfied.

[See Figure 24 in JEDEC Standard No. 209-3B]

Burst Write with Auto Precharge

If AP (CA0f) is HIGH when a WRITE command is issued, the WRITE with auto precharge function is engaged. The device starts an auto precharge on the rising edge t_{WR} cycles after the completion of the burst WRITE.

Following a WRITE with auto precharge, an ACTIVATE command may be issued to the same bank if the following two conditions are met.

The RAS precharge time (tRP) has been satisfied from the clock at which the auto-precharge begins.

The RAS cycle time (t_{RC}) from the previous bank activation has been satisfied.

[See Figure 25 in JEDEC Standard No. 209-3B]



The minimum delays from the read, write and precharge commands to the various commands are summarized below.

Table 4: Precharge & Auto Precharge clarification

From Command	To Command	Minimum delay between "From Command" to "To Command"	Units	Notes
Read	Precharge (same bank)	$BL/2 + Max(4, RU(t_{RTP}/t_{CK})) - 4$	t _{CK}	1
Neau	Precharge all	$BL/2 + Max(4, RU(t_{RTP}/t_{CK})) - 4$	t _{CK}	1
	Precharge (same bank)	BL/2 + Max(4, RU(t_{RTP}/t_{CK})) - 4	t _{CK}	1,2
	Precharge all	BL/2 + Max(4, RU(t_{RTP}/t_{CK})) - 4	t _{CK}	1
	Activate (same bank)	BL/2 + Max(4, RU(t_{RTP}/t_{CK})) - 4 + RU(t_{RPpb}/t_{CK})	t _{CK}	1
Read w/ AP	Write or Write w/ AP (same bank)	illegal	t _{CK}	3
	Write or Write w/ AP (different bank)	$RL + BL/2 + RU(t_{DQSCKmax}/t_{CK}) - WL + 1$	t _{CK}	3
	Read or Read w/ AP (same bank)	illegal	t _{CK}	3
	Read or Read w/ AP (different bank)	BL/2	t _{CK}	3
Write	Precharge (same bank)	$WL + BL/2 + RU(t_{WR}/t_{CK}) + 1$	t _{cK}	1
vviice	Precharge all	$WL + BL/2 + RU(t_{WR}/t_{CK}) + 1$	t _{CK}	1
	Precharge (same bank)	$WL + BL/2 + RU(t_{WR}/t_{CK}) + 1$	t _{CK}	1
	Precharge all	$WL + BL/2 + RU(t_{WR}/t_{CK}) + 1$	t _{CK}	1
	Activate (same bank)	$WL + BL/2 + RU(t_{WR}/t_{CK}) + 1$ $+ RU(t_{RPpb}/t_{CK})$	t _{CK}	1
Write w/ AP	Write or Write w/ AP (same bank)	illegal	t _{CK}	3
	Write or Write w/ AP (different bank)	BL/2		3
	Read or Read w/ AP (same bank)	illegal		3
	Read or Read w/ AP (different bank)	$WL + BL/2 + RU(t_{WTR}/t_{CK}) + 1$	t _{CK}	3
Drochargo	Precharge (same bank)	1	t _{CK}	1
Precharge	Precharge all	1	t _{CK}	1
Drocharge All	Precharge	1	t _{CK}	1
Precharge All	Precharge all	1	t _{CK}	1

Notes:

- 1. For a given bank, the precharge period should be counted from the latest precharge command, either one bank precharge or precharge all, issued to that bank. The precharge period is satisfied after t_{RP} depending on the latest precharge command issued to that bank.
- 2. Any command issued during the minimum delay time as specified in Table 4 is illegal.
- 3. After Read with AP, seamless read operations to different banks are supported. After Write with AP, seamless write operations to different banks are supported. Read and Write operations may not be truncated or interrupted.



9.1.10 Refresh Command [REF]

The Refresh command is initiated by having CS_n LOW, CA0 LOW, CA1 LOW, and CA2 HIGH at the rising edge of clock. All-bank REFRESH is initiated with CA3 HIGH at the rising edge of the clock.

An all-bank REFRESH command (REFab) issues a REFRESH command to all banks. All banks must be idle when REFab is issued (for instance, by issuing a PRECHARGE-all command prior to issuing an all-bank REFRESH command). REFab also synchronizes the bank between the controller and the SDRAM to zero. The REFab command must not be issued to the device until the following conditions have been met (see Table 5):

 t_{RFCab} has been satisfied following the prior REFab command t_{RP} has been satisfied following the prior PRECHARGE commands

When an all-bank refresh cycle has completed, all banks will be idle. After issuing REFab: t_{RFCab} latency must be satisfied before issuing an ACTIVATE command t_{RFCpb} latency must be satisfied before issuing a REFab command

Table 5: REFRESH Command Scheduling Separation Requirements

Symbol	From Command	To Command	Notes
+	DECab	REFab	
T _{RFCab}	REFab	ACTIVATE command to any bank	

Notes:

A bank must be in the idle state before it is refreshed, so following an ACTIVATE command REFab is prohibited.

In general, an all bank refresh command needs to be issued to the LPDDR3 SDRAM regularly every t_{REFI} interval. To allow for improved efficiency in scheduling and switching between tasks, some flexibility in the absolute refresh interval is provided for postponing and pulling-in refresh command. A maximum of 8 Refresh commands can be postponed during operation of the LPDDR3 SDRAM, meaning that at no point in time more than a total of 8 Refresh commands are allowed to be postponed. In case that 8 Refresh commands are postponed in a row, the resulting maximum interval between the surrounding Refresh commands is limited to $9 \times t_{REFI}$ (see Figure 26). A maximum of 8 additional Refresh commands can be issued in advance (pulled in"), with each one reducing the number of regular Refresh commands required later by one. Note that pulling in more than 8, depending on Refresh mode, Refresh commands in advance does not further reduce the number of regular Refresh commands required later, so that the resulting maximum interval between two surrounding Refresh commands is limited to $9 \times t_{REFI}$. At any given time, a maximum of 16 REF commands can be issued within $2 \times t_{REFI}$.

[See Figures 26 - 28 in JEDEC Standard No. 209-3B]



9.1.11 Self-Refresh [SELF]

The Self Refresh command can be used to retain data in the LPDDR3 SDRAM, even if the rest of the system is powered down. When in the Self Refresh mode, the SDRAM retains data without external clocking. The device has a built-in timer to accommodate Self Refresh operation. The Self Refresh Command is defined by having CKE LOW, CS_n LOW, CA0 LOW, CA1 LOW, and CA2 HIGH at the rising edge of the clock. CKE must be HIGH during the previous clock cycle. CKE must not go LOW while MRR, MRW, READ, or WRITE operations are in progress. To ensure that there is enough time to account for internal delay on the CKE signal path, two NOP commands are required after CKE is driven LOW, this timing period is defined as t_{CPDED}. CKE LOW will result in deactivation of input receivers after t_{CPDED} has expired. Once the command is registered, CKE must be held LOW to keep the device in Self Refresh mode.

LPDDR3 SDRAM devices can operate in Self Refresh in both the standard or elevated temperature ranges. LPDDR3 devices will also manage Self Refresh power consumption when the operating temperature changes, lower at low temperatures and higher at high temperatures.

Once the SDRAM has entered Self Refresh mode, all of the external signals except CKE, are "don't care". For proper self refresh operation, power supply pins (V_{DD1} and V_{DD2}) must be at valid levels. V_{DDQ} may be turned off during Self-Refresh. Prior to exiting Self-Refresh, V_{DDQ} must be within specified limits. V_{refDQ} and V_{refCA} may be at any level within minimum and maximum levels (see Absolute Maximum DC Ratings). However prior to exiting Self-Refresh, V_{refDQ} and V_{refCA} must be within specified limits (see Recommended DC Operating Conditions). The SDRAM initiates a minimum of one all-bank refresh command internally within t_{CKESR} period once it enters Self Refresh mode. The clock is internally disabled during Self Refresh Operation to save power. The minimum time that the SDRAM must remain in Self Refresh mode is $t_{CKESR,min}$. The user may change the external clock frequency or halt the external clock t_{CPDED} after Self Refresh entry is registered; however, the clock must be restarted and stable before the device can exit Self Refresh operation.

The procedure for exiting Self Refresh requires a sequence of commands. First, the clock shall be stable and within specified limits for a minimum of 2 t_{CK} prior to the positive clock edge that registers CKE HIGH. Once Self Refresh Exit is registered, a delay of at least t_{XSR} must be satisfied before a valid command can be issued to the device to allow for any internal refresh in progress. CKE must remain HIGH for the entire Self Refresh exit period t_{XSR} for proper operation. NOP commands must be registered on each positive clock edge during the Self Refresh exit interval t_{XSR} . For the description of ODT operation and specifications during self-refresh entry and exit.

The use of Self Refresh mode introduces the possibility that an internally timed refresh event can be missed when CKE is raised for exit from Self Refresh mode. Upon exit from Self Refresh, it is required that at least one REFRESH command (1 all-bank) is issued before entry into a subsequent Self Refresh.

[See Figure 31 in JEDEC Standard No. 209-3B]

Notes:

- Input clock frequency may be changed or can be stopped or floated during self-refresh, provided that upon exiting self-refresh, the clock is stable and within specified limits for a minimum of 2 clocks of stable clock are provided and the clock frequency is between the minimum and maximum frequency for the speed grade in use.
- 2. Device must be in the "All banks idle" state prior to entering Self Refresh mode.
- 3. t_{XSR} begins at the rising edge of the clock after CKE is driven HIGH.
- 4. A valid command may be issued only after t_{XSR} is satisfied. NOPs shall be issued during t_{XSR}.



9.1.12 Mode Register Read Command

The Mode Register Read (MRR) command is used to read configuration and status data from SDRAM mode registers. The MRR command is initiated with CS_n LOW, CA0 LOW, CA1 LOW, CA2 LOW, and CA3 HIGH at the rising edge of the clock. The mode register is selected by CA1f - CA0f and CA9r - CA4r. The mode register contents are available on the first data beat of DQ[7:0] after RL \times t_{CK} + t_{DQSCK} + t_{DQSQ} following the rising edge of the clock where MRR is issued. Subsequent data beats contain valid but undefined content, except in the case of the DQ calibration function, where subsequent data beats contain valid content as described in the DQ Calibration specification. All DQS are toggled for the duration of the mode register read burst. The MRR command has a burst length of eight. MRR operation (consisting of the MRR command and the corresponding data traffic) must not be interrupted.

[See Figure 32 in JEDEC Standard No. 209-3B]

Notes:

- 1. MRRs to DQ calibration registers MR32 and MR40 are described in DQ calibration section.
- 2. Only the NOP command is supported during t_{MRR} .
- 3. Mode register data is valid only on DQ[7:0] on the first beat. Subsequent beats contain valid but undefined data. DQ[MAX:8] contain valid but undefined data for the duration of the MRR burst.
- 4. Minimum Mode Register Read to write latency is RL + RU($t_{DQSCKmax}/t_{CK}$) + 8/2 + 1 WL clock cycles.
- 5. Minimum Mode Register Read to Mode Register Write latency is RL + RU(t_{DOSCKmax}/t_{CK}) + 8/2 + 1 clock cycles.
- 6. In this example, RL = 8 for illustration purposes only.

[See Figure 33 in JEDEC Standard No. 209-3B]

Notes:

- 1. Only the NOP command is supported durint t_{MRR}.
- 2. The minimum number of clock cycles from the burst READ command to the MRR command is BL/2.

After a prior READ command, the MRR command must not be issued earlier than BL/2 clock cycles, or WL + 1 + BL/2 + $RU(t_{WTR}/t_{CK})$ clock cycles after a prior WRITE command, as READ bursts and WRITE bursts must not be truncated by MRR.

[See Figure 34 in JEDEC Standard No. 209-3B]

Notes:

- 1. The minimum number of clock cycles from the burst WRITE command to the MRR command is [WL + 1 + BL/2 + RU(twre/tcx)].
- Only the NOP command is supported during t_{MRR}.

MRR Following Idle Power-Down State

Following the idle power-down state, an additional time, t_{MRRI}, is required prior to issuing the mode register read (MRR) command. This additional time (equivalent to t_{RCD}) is required in order to be able to maximize power-down current savings by allowing more power-up time for the MRR data path after exit from standby, idle power-down mode.

[See Figure 35 in JEDEC Standard No. 209-3B]



9.1.13 <u>Mode Register Write Command</u>

The Mode Register Write (MRW) command is used to write configuration data to mode registers. The MRW (MRW) command is initiated by having CS_n LOW, CA0 LOW, CA1 LOW, CA2 LOW, and CA3 LOW at the rising edge of the clock. The mode register is selected by CA1f - CA0f, CA9r - CA4r. The data to be written to the mode register is contained in CA9f – CA2f. The MRW command period is defined by t_{MRW} . Mode register WRITEs to read-only registers have no impact on the functionality of the device.

[See Figure 38 in JEDEC Standard No. 209-3B]

The MRW can only be issued when all banks are in the idle precharge state. One method of ensuring that the banks are in this state is to issue a PRECHARGE-ALL command.

ZQ Calibration

[See Section 4.11.2 in JEDEC Standard No. 209-3B]



WR Leveling Mode

In order to provide for improved signal integrity performance, the LPDDR3 SDRAM provides a write leveling feature to compensate for timing skew, affecting timing parameters such as t_{DQSS} , t_{DSS} , and t_{DSH} .

The memory controller uses the write leveling feature to receive feedback from the SDRAM allowing it to adjust the clock to data strobe signal relationship for each DQS_t/DQS_c signal pair. The memory controller performing the leveling must have adjustable delay setting on DQS_t/DQS_c signal pair to align the rising edge of DQS signals with that of the clock signal at the DRAM pin. The DRAM asynchronously feeds back CLK, sampled with the rising edge of DQS signals. The controller repeatedly delays DQS signals until a transition from 0 to 1 is detected. The DQS signals delay established through this exercise ensures the tDQSS specification can be met.

All DQS signals may have to be leveled independently. During Write Leveling operations each DQS signal latches the clock with a rising strobe edge and drives the result on all DQ[n] of its respective byte.

The LPDDR3 SDRAM enters into write leveling mode when mode register MR2[7] is set HIGH. When entering write leveling mode, the state of the DQ pins is undefined. During write leveling mode, only NOP commands are allowed, or MRW command to exit write leveling operation. Upon completion of the write leveling operation, the DRAM exits from write leveling mode when MR2[7] is reset LOW.

The controller will drive DQS_t LOW and DQS_c HIGH after a delay of $t_{WLDQSEN}$. After time t_{WLMRD} , the controller provides DQS signal input which is used by the DRAM to sample the clock signal driven from the controller. The delay time $t_{WLMRD(max)}$ is controller dependent. The DRAM samples the clock input with the rising edge of DQS and provides asynchronous feedback on all the DQ bits after time t_{WLO} . The controller samples this information and either increment or decrement the DQS_t and/or DQS_c delay settings and launches the next DQS/DQS# pulse. The sample time and trigger time is controller dependent. Once the following DQS_t/DQS_c transition is sampled, the controller locks the strobe delay settings, and write leveling is achieved for the device. Figure 45 describes the timing for the write leveling operation.

[See Figure 45 in JEDEC Standard No. 209-3B]



9.1.14 Power-Down [PDEN]

Power-down is entered synchronously when CKE is registered LOW and CS_n is HIGH at the rising edge of clock. CKE must not go LOW while MRR, MRW, READ, or WRITE operations are in progress. CKE can go LOW while any other operations such as row activation, PRECHARGE, auto precharge, or REFRESH are in progress, but the power-down IDD specification will not be applied until such operations are complete. Power-down entry and exit are shown in Figure 50 through Figure 61.

Entering power-down deactivates the input and output buffers, excluding CKE. To ensure that there is enough time to account for internal delay on the CKE signal path, two NOP commands are required after CKE is driven LOW, this timing period is defined as t_{CPDED}. CKE LOW will result in deactivation of input receivers after t_{CPDED} has expired.

In power-down mode, CKE must be held LOW; all other input signals are "Don't Care." CKE LOW must be maintained until $t_{CKE,min}$ is satisfied. V_{REFCA} must be maintained at a valid level during power-down.

 V_{DDQ} can be turned off during power-down. If V_{DDQ} is turned off, V_{REFDQ} must also be turned off. Prior to exiting power-down, both V_{DDQ} and V_{REFDQ} must be within their respective minimum/maximum operating ranges.

No refresh operations are performed in power-down mode. The maximum duration in power-down mode is only limited by the refresh requirements outlined in the Refresh command section.

The power-down state is exited when CKE is registered HIGH. The controller must drive CS_n HIGH in conjunction with CKE HIGH when exiting the power-down state. CKE HIGH must be maintained until $t_{\text{CKE},\text{min}}$ is satisfied. A valid, executable command can be applied with power-down exit latency t_{XP} after CKE goes HIGH. Power-down exit latency is defined in the AC timing parameter table.

[See Figure 50 in JEDEC Standard No. 209-3B]

NOTE 1: Input clock frequency can be changed or the input clock can be stopped or floated during power-down, provided that upon exiting power-down, the clock is stable and within specified limits for a minimum of 2 clock cycles prior to power-down exit and the clock frequency is between the minimum and maximum specified frequency for the speed grade in use.

[See Figure 51 in JEDEC Standard No. 209-3B]

[See Figure 52 in JEDEC Standard No. 209-3B]

NOTE 1: The pattern shown can repeat over an extended period of time. With this pattern, all AC and DC timing and voltage specifications with temperature and voltage drift are ensured.

[See Figure 53 in JEDEC Standard No. 209-3B]

NOTE 1: CKE must be held HIGH until the end of the burst operation.

NOTE 2: CKE can be registered LOW at RL + RU($t_{DQSCK(MAX)}/t_{CK}$) + BL/2 + 1 clock cycles after the clock on which the READ command is registered

[See Figure 54 in JEDEC Standard No. 209-3B]

Notes:

- 1. CKE must be held HIGH until the end of the burst operation.
- CKE can be registered LOW at RL + RU(t_{DQSCK}/t_{CK})+ BL/2 + 1 clock cycles after the clock on which the READ command is registered.
- 3. BL/2 with t_{RTP} = 7.5ns and $t_{RAS(MIN)}$ is satisfied.
- 4. internal PRECHARGE.

[See Figure 55 in JEDEC Standard No. 209-3B]

NOTE 1: CKE can be registered LOW at WL + 1 + BL/2 + $RU(t_{WR}/t_{CK})$ clock cycles after the clock on which the WRITE command is registered.

[See Figure 56 in JEDEC Standard No. 209-3B]

NOTE 1: CKE can be registered LOW at WL + 1 + BL/2 + $RU(t_{WR}/t_{CK})$ + 1 clock cycles after the WRITE command is registered.

NOTE 2: Start internal PRECHARGE.

[See Figure 57 in JEDEC Standard No. 209-3B]



NOTE 1: CKE can go LOW t_{IHCKE} after the clock on which the REFRESH command is registered.

[See Figure 58 in JEDEC Standard No. 209-3B]

NOTE 1: CKE can go LOW at t_{IHCKE} after the clock on which the ACTIVATE command is registered.

[See Figure 59 in JEDEC Standard No. 209-3B]

NOTE 1: CKE can go LOW t_{IHCKE} after the clock on which the PRECHARGE command is registered.

[See Figure 60 in JEDEC Standard No. 209-3B]

NOTE 1: CKE can be registered LOW RL + RU(t_{DQSCK}/t_{CK})+ BL/2 + 1 clock cycles after the clock on which the MRR command is registered.

NOTE 2: CKE should be held high until the end of the burst operation.

[See Figure 61 in JEDEC Standard No. 209-3B]

NOTE 1: CKE can be registered LOW t_{MRW} after the clock on which the MRW command is registered.

9.1.15 <u>Deep Power-Down [DPDEN]</u>

Deep Power-Down is entered when CKE is registered LOW with CS_n LOW, CA0 HIGH, CA1 HIGH, and CA2 LOW at the rising edge of clock. All banks must be in idle state with no activity on the data bus prior to entering the Deep Power Down mode. During Deep Power-Down, CKE must be held LOW. The contents of the SDRAM will be lost upon entry into Deep Power-Down mode.

In Deep Power-Down mode, all input buffers except CKE, all output buffers, and the power supply to internal circuitry may be disabled within the SDRAM. To ensure that there is enough time to account for internal delay on the CKE signal path, two NOP commands are required after CKE is driven LOW, this timing period is defined as t_{CPDED} . CKE LOW will result in deactivation of command and address receivers after t_{CPDED} has expired. All power supplies must be within specified limits prior to exiting Deep Power-Down. v_{refDQ} and v_{refCA} may be at any level within minimum and maximum levels. However prior to exiting Deep Power-Down, v_{ref} must be within specified limits.

The Deep Power-Down state is exited when CKE is registered HIGH, while meeting t_{ISCKE} with a stable clock input. The SDRAM must be fully re-initialized as described in the power up initialization Sequence. The SDRAM is ready for normal operation after the initialization sequence is completed. For the description of ODT operation and specifications during DPD entry and exit.

[See Figure 62 in JEDEC Standard No. 209-3B]

Notes:

- 1. Initialization sequence may start at any time after Tc.
- 2. t_{INIT3}, and Tc refer to timings in the LPDDR3 initialization sequence. For more detail, see 0.
- 3. Input clock frequency may be changed or the input clock can be stopped or floated during deep power-down, provided that upon exiting deep power-down, the clock is stable and within specified limits for a minimum of 2 clock cycles prior to deep power-down exit and the clock frequency is between the minimum and maximum frequency for the particular speed grade.



9.1.16 Input Clock Stop and Frequency Change

LPDDR3 SDRAMs support input clock frequency change during CKE LOW under the following conditions:

t_{CK(abs)min} is met for each clock cycle;

Refresh requirements apply during clock frequency change;

During clock frequency change, only REFab command may be executing;

Any Activate or Precharge commands have executed to completion prior to changing the frequency;

The related timing conditions (t_{RCD} , t_{RP}) have been met prior to changing the frequency;

The initial clock frequency shall be maintained for a minimum of 2 clock cycles after CKE goes LOW;

The clock satisfies $t_{\text{CH(abs)}}$ and $t_{\text{CL(abs)}}$ for a minimum of 2 clock cycles prior to CKE going HIGH.

After the input clock frequency is changed and CKE is held HIGH, additional MRW commands may be required to set the WR, RL etc. These settings may need to be adjusted to meet minimum timing requirements at the target clock frequency.

LPDDR3 devices support clock stop during CKE LOW under the following conditions:

CK_t is held LOW and CK_c is held HIGH or both are floated during clock stop;

Refresh requirements apply during clock stop;

During clock stop, only REFab command may be executing;

Any Activate or Precharge commands have executed to completion prior to stopping the clock;

The related timing conditions (t_{RCD} , t_{RP}) have been met prior to stopping the clock;

The initial clock frequency shall be maintained for a minimum of 2 clock cycles after CKE goes LOW;

The clock satisfies t_{CH(abs)} and t_{CL(abs)} for a minimum of 2 clock cycles prior to CKE going HIGH.

LPDDR3 devices support input clock frequency change during CKE HIGH under the following conditions:

 $t_{\text{CK(abs)min}}$ is met for each clock cycle;

Refresh requirements apply during clock frequency change;

Any Activate, Read, Write, Precharge, Mode Register Write, or Mode Register Read commands must have executed to completion, including any associated data bursts prior to changing the frequency;

The related timing conditions (t_{RCD} , t_{WR} , t_{WRA} , t_{RP} , t_{MRW} , t_{MRR} , etc.) have been met prior to changing the frequency;

CS n shall be held HIGH during clock frequency change;

During clock frequency change, only REFab command may be executing;

The LPDDR3 SDRAM is ready for normal operation after the clock satisfies $t_{CH(abs)}$ and $t_{CL(abs)}$ for a minimum of $2*t_{CK} + t_{XP}$.

After the input clock frequency is changed, additional MRW commands may be required to set the WR, RL etc.

These settings may need to be adjusted to meet minimum timing requirements at the target clock frequency.

LPDDR3 devices support clock stop during CKE HIGH under the following conditions:

- 1. CK t is held LOW and CK c is held HIGH during clock stop;
- 2. CS_n shall be held HIGH during clock clock stop;
- 3. Refresh requirements apply during clock stop;
- 4. During clock stop, only REFab command may be executing;
- 5. Any Activate, Read, Write, Precharge, Mode Register Write, or Mode Register Read commands must have executed to completion, including any associated data bursts prior to stopping the clock;
- 6. The related timing conditions (t_{RCD}, t_{WR}, t_{WRA}, t_{RP}, t_{MRW}, t_{MRR}, etc.) have been met prior to stopping the clock;
- The LPDDR3 SDRAM is ready for normal operation after the clock is restarted and satisfies t_{CH(abs)} and t_{CL(abs)} for a minimum of 2*t_{CK} + t_{XP}.

9.1.17 No Operation Command [NOP]

The purpose of the No Operation command (NOP) is to prevent the LPDDR3 device from registering any unwanted command between operations. Only when the CKE level is constant for clock cycle N-1 and clock cycle N, a NOP command may be issued at clock cycle N. A NOP command has two possible encodings:

CS n HIGH at the clock rising edge N (DESL).

CS_n LOW and CA0, CA1, CA2 HIGH at the clock rising edge N (NOP).

The No Operation command will not terminate a previous operation that is still executing, such as a burst read or write cycle.

9.1.18 <u>Temperature Sensor</u>

LPDDR3 devices feature a temperature sensor whose status can be read from MR4. This sensor can be used to determine an appropriate refresh rate, determine whether AC timing de-rating is required in the elevated temperature range, and/or monitor



the operating temperature. Either the temperature sensor or the device T_{OPER} (see 0) may be used to determine whether operating temperature requirements are being met.

LPDDR3 devices shall monitor device temperature and update MR4 according to t_{TSI} . Upon exiting self-refresh or power-down, the device temperature status bits shall be no older than t_{TSI} .

When using the temperature sensor, the actual device case temperature may be higher than the T_{OPER} specification (see 0) that applies for the standard or elevated temperature ranges. For example, T_{CASE} may be above 85°C when MR4[2:0] equals 'b011. LPDDR3 devices shall allow for 2°C temperature margin between the point at which the device updates the MR4 value and the point at which the controller re-configures the system accordingly. In the case of tight thermal coupling of the memory device to external hot spots, the maximum device temperature might be higher than what is indicated by MR4.

To assure proper operation using the temperature sensor, applications should consider the following factors:

TempGradient is the maximum temperature gradient experienced by the memory device at the temperature of interest over a range of 2°C.

ReadInterval is the time period between MR4 reads from the system.

TempSensorInterval (t_{TSI}) is maximum delay between internal updates of MR4.

SysRespDelay is the maximum time between a read of MR4 and the response by the system.

In order to determine the required frequency of polling MR4, the system shall use the maximum TempGradient and the maximum response time of the system using the following equation:

TempGradient × (ReadInterval + t_{TSI} + SysRespDelay) \leq 2°C

Table 6: Temperature Sensor

Parameter Symbol		Max/Min	Value	Unit	Notes
System Temperature Gradient	TempGradient	Max	System Dependent	°C/s	
MR4 Read Interval	ReadInterval	Max	System Dependent	ms	
Temperature Sensor Interval	t _{TSI}	Max	32	ms	
System Response Delay	SysRespDelay	Max	System Dependent	ms	
Device Temperature Margin	TempMargin	Max	2	°C/s	·

For example, if TempGradient is 10°C/s and the SysRespDelay is 1 ms:

 $10^{\circ}\text{C/s} \times (\text{ReadInterval} + 32\text{ms} + 1\text{ms}) \leq 2^{\circ}\text{C}$

In this case, ReadInterval shall be no greater than 167 ms.

[See Figure 36 in JEDEC Standard No. 209-3B]



9.1.19 ODT (it would be at disable for this 134B package)

ODT (On-Die Termination) is a feature of the LPDDR3 SDRAM that allows the DRAM to turn on/off termination resistance for each DQ, DQS_t, DQS_c and DM via the ODT control pin. The ODT feature is designed to improve signal integrity of the memory channel by allowing the DRAM controller to independently turn on/off termination resistance for any or all DRAM devices. Unlike other command inputs, the ODT pin directly controls ODT operation and is not sampled by the clock.

The ODT feature is turned off and not supported in Self-Refresh and Deep Power Down modes. ODT operation can optionally be enabled during CKE Power Down via a mode register. Note that if ODT is enabled during Power Down mode VDDQ may not be turned off during Power Down. The DRAM will also disable termination during read operations.

A simple functional representation of the DRAM ODT feature is shown in Figure 46.

[See Figure 46 in JEDEC Standard No. 209-3B]

The switch is enabled by the internal ODT control logic, which uses the external ODT pin and other mode register control information. The value of RTT is determined by the settings of Mode Register bits. The ODT pin will be ignored if the Mode Register MR11 is programmed to disable ODT, in self-refresh, in deep power down, in CKE power down (mode register option) and during read operations.

ODT Mode Register

The ODT Mode is enabled if MR11 OP<1:0> are non zero. In this case, the value of R_{TT} is determined by the settings of those bits. The ODT Mode is disabled if MR11 OP<1:0> are zero.

MR11 OP<2> determines whether ODT, if enabled through MR11 OP<1:0>, will operate during CKE power down.

Asynchronous ODT

The ODT feature is controlled asynchronously based on the status of the ODT pin, except ODT is off when:

- ODT is disabled through MR11 OP<1:0>
- DRAM is performing a read operation (RD or MRR)
- DRAM is in CKE Power Down and MR11 OP<2> is zero
- DRAM is in Self-Refresh or Deep Power Down modes.
- DRAM is in CA Training Mode.

In asynchronous ODT mode, the following timing parameters apply when ODT operation is controlled by the ODT pin: $t_{\text{ODTon,min,max}}$, $t_{\text{ODToff,min,max}}$.

Minimum R_{TT} turn-on time ($t_{ODTon,min}$) is the point in time when the device termination circuit leaves high impedance state and ODT resistance begins to turn on. Maximum R_{TT} turn on time ($t_{ODTon,max}$) is the point in time when the ODT resistance is fully on. $t_{ODTon,min}$ and $t_{ODTon,max}$ are measured from ODT pin high.

Minimum R_{TT} turn-off time ($t_{ODToff,min}$) is the point in time when the device termination circuit starts to turn off the ODT resistance. Maximum ODT turn off time ($t_{ODToff,max}$) is the point in time when the on-die termination has reached high impedance. $t_{ODToff,min}$ and $t_{ODToff,max}$ are measured from ODT pin low.

ODT During Read Operations (RD or MRR)

During read operations, LPDDR3 SDRAM will disable termination and disable ODT control through the ODT pin. After read operations are completed, ODT control is resumed through the ODT pin (if ODT Mode is enabled).



ODT During Power Down

When MR11 OP<2> is zero, termination control through the ODT pin will be disabled when the DRAM enters CKE power down. After a power down command is registered, termination will be disabled within a time window specified by t_{ODTd,min,max}. After a power down exit command is registered, termination will be enabled within a time window specified by t_{ODTe,min,max}.

Minimum R_{TT} disable time ($t_{ODTd,min}$) is the point in time when the device termination circuit will no longer be controlled by the ODT pin. Maximum ODT disable time ($t_{ODTd,max}$) is the point in time when the on-die termination will be in high impedance.

Minimum R_{TT} enable time $(t_{ODTe,min})$ is the point in time when the device termination circuit will no longer be in high impedance. The ODT pin shall control the device termination circuit after maximum ODT enable time $(t_{ODTe,max})$ is satisfied.

When MR11 OP<2> is enabled and MR11 OP<1:0> are non zero, ODT operation is supported during CKE power down with ODT control through the ODT pin.

ODT During Self Refresh

LPDDR3 SDRAM disables the ODT function during self refresh. After a self refresh command is registered, termination will be disabled within a time window specified by $t_{\text{ODTd},\min,\max}$. After a self refresh exit command is registered, termination will be enabled within a time window specified by $t_{\text{ODTe},\min,\max}$.

ODT During Deep Power Down

LPDDR3 SDRAM disables the ODT function during deep power down. After a deep power down command is registered, termination will be disabled within a time window specified by $t_{\text{ODTd,min,max}}$.

ODT During CA Training and Write Leveling

During CA Training Mode, LPDDR3 SDRAM will disable on-die termination and ignore the state of the ODT control pin. For ODT operation during Write Leveling mode, refer to Table 7 for termination activation and deactivation for DQ and DQS_t/DQS_c.

Table 7: DRAM Termination Function In Write Leveling Mode

ODT pin	DQS_t/DQS_c termination	DQ termination
de-asserted	OFF	OFF
asserted	ON	OFF

If ODT is enabled, the ODT pin must be high, in Write Leveling mode.

Table 8: ODT States Truth Table

	Write	Read/ DQ Cal	ZQ Cal	CA Training	Write Level
DQ Termination	Enabled	Disabled	Disabled	Disabled	Disabled
DQS Termination	Enabled	Disabled	Disabled	Disabled	Enabled

NOTE 1: ODT is enabled with MR11[1:0]='b01, 'b10, or 'b11 and ODT pin HIGH. ODT is disabled with MR11[1:0]='b00 or ODT pin LOW.

[See Figure 47 in JEDEC Standard No. 209-3B]

[See Figure 48 in JEDEC Standard No. 209-3B]

NOTE 1: The automatic R_{TT} turn-off delay, $t_{AODToff}$, is referenced from the rising edge of "RL-2" clock at T_{m-2} .

NOTE 2: The automatic R_{TT} turn-on delay, t_{AODTon}, is referenced from the rising edge of "RL+ BL/2" clock at T_{m+4}.

[See Figure 49 in JEDEC Standard No. 209-3B]

NOTE 1: Upon exit of Deep Power Down mode, a complete power-up initialization sequence is required.



	Change History		
Rev. #	Who	When	What
0.01	JecyChan	2017-11-30	1 st Draft of initial version
0.02	Conan	2017-12-19	Removed REFpb, segment masking. Updated IDD#s
0.03	HCLIN	2018-01-23	Typo of IDD6, IDD8 corrected
0.04	Lance	2018-08-03	Modify temperature grade code of PN from XT to X
0.1	David	2019-11-14	134B PKG -AB at normal operation range, no ODT pin
01a	Jacky	2020-05-18	Modify the text and format.
			2. Modify bit[4] tested Die of MR9 to Reserved.
0.2	Jacky	2021-07-06	Combine PKG and KGD's information
			2. Add 105C information
0.2a	Jacky	2021-09-07	Revised part number by BD suggestions to promote
			2. By DV comment:
			Revised Average refresh period: 7.8uS@<85C, 1.95uS@<105C
0.3	Lance	2021-12-23	Remove the description of VDDCA and VSSCA
			2. Revised typo "inputsa" to "inputs"
			3. Revised typo "requency" to "frequency"
0.4	Wayne/Henry	2022-07-29	Revise 8M word to 8M, new naming decoder, CK, /CK description,
			typo,
			add reference for ODT, note number,
			Correct burst read command description with command truth table